



Patent Office Canberra

8/24/98

I, MARIO PERUSSICH, ASSISTANT DIRECTOR PATENT SERVICES, hereby certify that the annexed is a true copy of the Provisional specification in connection with Application No. PO 7987 for a patent by SILVERBROOK RESEARCH PTY LTD filed on 15 July 1997.

I further certify that the annexed specification is not, as yet, open to public inspection.

WITNESS my hand this Twenty-second day of June 1998

MARIO PERUSSICH

ASSISTANT DIRECTOR PATENT SERVICES

THIS PAGE BLANK (USPTO)

P/00/009 Regulation 3.2

AUSTRALIA Patents Act 1990

PROVISIONAL SPECIFICATION

POTS87 15 JUL 97

Application Title:

Data Processing Method and Apparatus (ART32)

The invention is described in the following statement:

GH REF: 23975AG

DATA PROCESSING METHOD AND APPARATUS (ART32)

Field of Invention

5

15

20

25

30

The present invention relates to an data processing method and apparatus and, in particular, discloses a <u>Camera</u> System with <u>Language Interpreter</u>.

The present invention further relates to a camera having an one board interpreter for the interpreting of a programming language to manipulate and subsequently print out an image.

10 Background of the Invention

Recently, digital camera technology has become increasingly popular. In this form of technology, an image is normally imaged by CCD array. Subsequently, the images are stored on the camera on storage media such as a semiconductor memory array. At a later stage, the images are downloaded from the CCD camera device to a computer or the like where upon they go subsequent manipulation and printing in the course of requirements. The printing normally includes various image processing steps to enhance certain aspects of the image.

For details on the operation of CCD devices and cameras, reference is made to a standard text in this field such as "CCD arrays, cameras and displays" by Gerald C Holst, published 1996 by SPIE Optical Engineering Press Bellingham, Washington, USA.

Recently, there has been proposed by the present applicant, a camera system having a integral inbuilt printer that is able to produce full colour, high quality output images. Further, it is known to apply a filter to a digital image to produce various effects. The number of filters able to be utilized being totally arbitrary with the expectation that further filters will be discovered or created in future.

Unfortunately, changing digital imaging technologies

35 and changing filter technologies result in onerous system requirements in that cameras produced today obviously are

unable to take advantages of technologies not yet available nor are they able to take advantage of filters which have not, as yet, been created or conceived.

Summary of the Invention

5 It is an object of the present invention to provide a system which readily is able to take advantage of updated technologies in a addition to taking advantage of new filters being created and, in addition, providing a readily adaptable form of image processing of digitally captured images for printing out.

Brief Description of the Drawings

Notwithstanding any other forms which may fall within the scope of the present invention, preferred forms of the invention will now be described, by way of example only,

- 15 with reference to the accompanying drawings in which:
 - Fig. 1 illustrates and artcam device constructed in accordance with the preferred embodiment;
 - Fig. 2 is a schematic block diagram of the main Artcam electronic components;
- 20 Fig. 3 is a schematic block diagram of the Artcam Central Processor in more detail;
 - Fig. 4 illustrates the CCD image organisation;
 - Fig. 5 illustrates the storage format for a logical image;
 - Fig. 6 illustrates the internal image memory storage format;
- 25 Fig. 7 illustrates the image pyramid storage format;
 - Fig. 8 illustrates the process steps in creating an output image;
 - Fig. 9 illustrates the operation of an image iterator;
 - Fig. 10 illustrates an example read iterator;
- 30 Fig. 11 illustrates a standard process;
 - Fig. 12 illustrates an Iterator workload;
 - Fig. 13 illustrates a first example box read iterator output;
- Fig. 14 illustrates a second example box read iterator 35 output;
 - Fig. 15 illustrates a Box Read Iterator Process;

Fig. 16 illustrates the storage format utilised by a vertical strip Iterator;

1

- Fig. 17 illustrates a process that requires only a vertical strip Write Iterator;
- 5 Fig. 18 illustrates the VLIW processor architecture;
 - Fig. 19 illustrates the I/O units block in more detail;
 - Fig. 20 illustrates the process of generating a sequential read;
 - Fig. 21 illustrates the internal portion of the sequential
- 10 coordinate generator;
 - Fig. 22 illustrates the vertical strip generation process;
 - Fig. 23 illustrates an implementation of the vertical strip generation process;
 - Fig. 24 illustrates the form of a single CCD pixel;
- 15 Fig. 25 illustrates the CCD reading process;
 - Fig. 26 illustrates the process of sampling an artcard;
 - Fig. 27 illustrates the process of reading a rotated Artcard;
 - Fig. 28 illustrates a flow chart of the steps necessary to
- 20 decode an Artcard;
 Fig. 29 illustrates a timeline of pixel reading of an
 Artcard;
 - Fig. 30 illustrates an enlargement of the left hand corner of a single Artcard;
- 25 Fig. 31 illustrates a single target for detection;
 - Fig. 32 illustrates the method utilised to detect targets;
 - Fig. 33 illustrates the method of calculating the distance between two targets;
 - Fig. 34 illustrates the process of centroid drift;
- 30 Fig. 35 shows one form of centroid lookup table;
 - Fig. 36 illustrates the centroid updating process;
 - Fig. 37 illustrates a delta processing lookup table utilised in the preferred embodiment;
 - Fig. 38 illustrates the process of unscrambling Artcard data:
 - Fig. 39 illustrates the convolution process;

35

- Fig. 40 illustrates one form of implementation of the convolver;
- Fig. 41 illustrates the compositing process;
- Fig. 42 illustrates the regular compositing process in more
- 5 detail;
 - Fig. 43 illustrates the process of warping using a warp map;
 - Fig. 44 illustrates the warping bi-linear interpolation process;
 - Fig. 45 illustrates the process of span calculation;
- 10 Fig. 46 illustrates the basic span calculation process;
 - Fig. 47 illustrates one form of detail implementation of the span calculation process;
 - Fig. 48 illustrates the process of reading image pyramid levels;
- 15 Fig. 49 illustrates using the pyramid table for bilinear interpolation;
 - Fig. 50 illustrates the histogram collection process;
 - Fig. 51 illustrates the color transform process;
 - Fig. 52 illustrates the color conversion process;
- 20 Fig. 53 illustrates the color space conversion process in more detail;
 - Fig. 54 illustrates the process of calculating an input coordinate;
 - Fig. 55 illustrates the basic process for calculating a
- 25 pixel;
 - Fig. 56 illustrates the generalized scaling process;
 - Fig. 57 illustrates the scale in X scaling process;
 - Fig. 58 illustrates the scale in Y scaling process;
 - Fig. 59 illustrates the tessellation process;
- 30 Fig. 60 illustrates the sub-pixel translation process;
 - Fig. 61 illustrates the compositing process;
 - Fig. 62 illustrates the process of compositing with feedback;
 - Fig. 63 illustrates the process of tiling with color from
- 35 the input image;
 - Fig. 64 illustrates the process of tiling with feedback;

- Fig. 65 illustrates the process of tiling with texture replacement;
- Fig. 66 illustrates the process of tiling with background and tile texture;
- 5 Fig. 67 illustrates the process of applying a texture without feedback;
 - Fig. 68 illustrates the process of applying a texture with feedback;
 - Fig. 69 illustrates the process of rotation of CCD pixels;
- 10 Fig. 70 illustrates the process of interpolation of Green subpixels;
 - Fig. 71 illustrates the process of interpolation of Blue subpixels;
- Fig. 72 illustrates the process of interpolation of Red subpixels;
 - Fig. 73 illustrates the process of CCD pixel interpolation with O degree rotation for odd pixel lines;
 - Fig. 74 illustrates the process of CCD pixel interpolation with 0 degree rotation for even pixel lines;
- 20 Fig. 75 illustrates the process of color conversion to Lab color space;
 - Fig. 76 illustrates the process of calculation of $1/\sqrt{x}$;
 - Fig. 77 illustrates the implementation of the calculation of $1/\sqrt{X}$ in more detail;
- 25 Fig. 78 illustrates the process of Normal calculation with a bump map;
 - Fig. 79 illustrates the process of illumination calculation with a bump map;
- Fig. 80 illustrates the process of illumination calculation with a bump map in more detail;
 - Fig. 81 illustrates the process of calculation of L using a directional light;
 - Fig. 82 illustrates the process of calculation of L using a Omni lights and spotlights;
- 35 Fig. 83 illustrates one form of implementation of calculation of L using a Omni lights and spotlights;

- Fig. 84 illustrates the process of calculating the N.L dot product;
- Fig. 85 illustrates the process of calculating the N.L dot product in more detail;
- 5 Fig. 86 illustrates the process of calculating the R.V dot product;
 - Fig. 87 illustrates the process of calculating the R.V dot product in more detail;
 - Fig. 88 illustrates the attenuation inputs and outputs;
- 10 Fig. 89 illustrates an actual implementation of attenuation calculation;
 - Fig. 90 illustrates a graph of the cone factor;
 - Fig. 91 illustrates the process of penumbra calculation;
 - Fig. 92 illustrates the angles utilised in penumbra
- 15 calculation;
 - Fig. 93 illustrates the inputs and outputs to penumbra calculation;
 - Fig. 94 illustrates an actual implementation of penumbra calculation;
- 20 Fig. 95 illustrates the inputs and outputs to ambient calculation;
 - Fig. 96 illustrates an actual implementation of ambient calculation;
 - Fig. 97 illustrates an actual implementation of diffuse
- 25 calculation;
 - Fig. 98 illustrates the inputs and outputs to a diffuse calculation;
 - Fig. 99 illustrates an actual implementation of a diffuse calculation;
- 30 Fig. 100 illustrates the inputs and outputs to a specular calculation;
 - Fig. 101 illustrates an actual implementation of a specular calculation;
- Fig. 102 illustrates the inputs and outputs to a specular 35 calculation;
 - Fig. 103 illustrates an actual implementation of a specular

calculation;

Fig. 104 illustrates an actual implementation of a ambient only calculation;

Fig. 105 illustrates the process overview of light

5 calculation;

Fig. 106 illustrates an example illumination calculation for a single infinite light source;

Fig. 107 illustrates an example illumination calculation for a Omni light source without a bump map;

Fig. 108 illustrates an example illumination calculation for a Omni light source with a bump map;

Fig. 109 illustrates an example illumination calculation for a Spotlight light source without a bump map;

Fig. 110 illustrates the process of applying a single

15 Spotlight onto an image with an associated bump-map;

Fig. 111 illustrates the logical layout of a single printhead;

Fig. 112 illustrates the structure of the printhead interface;

20 Fig. 113 illustrates the process of rotation of an Lab image;

Fig. 114 illustrates the format of a printed image;

Fig. 115 illustrates the dithering process;

Fig. 116 illustrates the process of generating an 8 bit dot output;

Fig. 117 illustrates a card reader;

Fig. 118 illustrates an exploded perspective of a card reader;

Fig. 119 illustrates a closeup view of the Artcard reader;

30 Fig. 120 illustrates a perspective view of the print roll and print head;

Fig. 121 illustrates a first exploded perspective view of the print roll;

Fig. 122 illustrates a second exploded perspective view of

35 the print roll;

25

Fig. 123 illustrates the print roll authentication chip;

- Fig. 124 illustrates an enlarged view of the print roll authentication chip;
- Fig. 125 illustrates the architecture of the print roll authentication chip;
- 5 Fig. 126 sets out the information stored on the print roll authentication chip;
 - Fig. 127 illustrates the authentication process upon insertion of a print roll;
- Fig. 128 illustrates a shielding metal layer placed on top
- 10 of the authentication chip;
 - Fig. 129 illustrates the data stored within the Artcam authorisation chip;
 - Fig. 130 illustrates the process of print head pulse characterisation;
- 15 Fig. 131 is an exploded perspective, in section, of the print head ink supply mechanism;
 - Fig. 132 is a bottom perspective of the ink head supply unit;
- Fig. 133 is a bottom side sectional view of the ink head 20 supply unit;
 - Fig. 134 is a top perspective of the ink head supply unit;
 - Fig. 135 is a top side sectional view of the ink head supply unit;
- Fig. 136 illustrates a wire frame view of a small portion of the print head;
 - Fig. 137 illustrates is an exploded perspective of the print head unit;
 - Fig. 138 illustrates a top side perspective view of the internal portions of an Artcam camera, showing the parts
- 30 flattened out;
 - Fig. 139 illustrates a bottom side perspective view of the internal portions of an Artcam camera, showing the parts flattened out;
- Fig. 140 illustrates a first top side perspective view of the internal portions of an Artcam camera, showing the parts as encased in an Artcam;

Fig. 141 illustrates a second top side perspective view of the internal portions of an Artcam camera, showing the parts as encased in an Artcam;

Fig. 142 illustrates a second top side perspective view of the internal portions of an Artcam camera, showing the parts as encased in an Artcam;

Fig. 143 illustrates the structure of the ALUs block;

Fig. 144 illustrates the structure of the read unit;

Fig. 145 illustrates the structure of the write unit;

10 Fig. 146 illustrates the structure of the ReadWrite unit;

Fig. 147 illustrates the structure of the Adder ALU;

Fig. 148 illustrates the structure of the Multiply ALU;

Fig. 149 illustrates the structure of the Logical ALU;

Fig. 150 illustrates the structure of the Display

15 Controller;

5

Fig. 151 illustrates the backing portion of a postcard print roll;

Fig. 152 illustrates the corresponding front image on the postcard print roll after printing out images;

20 Fig. 153 illustrates a form of print roll ready for purchase by a consumer.

Description of preferred and other Embodiments

The digital image processing camera system constructed preferred embodiment with the accordance 25 in A digital image in camera 1 is illustrated in Fig. 1. provided and includes means for the insertion of an integral The camera unit 1 can include an print roll (not shown). area image sensor 2 which sensors an image 3 for captured by the camera. Optionally, the second area image sensor 4 can 30 be provided to also image the scene 3 and to optionally provide for the production of stereographic output effects.

The camera 1 can include an optional colour display 5 for the display of the image being sensed by the sensor 2. When a simple image is being displayed on the display 5, the button 6 can be depressed resulting in the printed image 8

35

being output by the camera unit 1. A series of cards, herein after known as "artcards" 9 containing, on one surface encoded information and on the other surface, containing an image distorted by the particular effect produced by artcard 9. The artcard 9 is inserted in an artcard reader 10 in the back of camera 1 and, upon the insertion, results in output image 8 being distorted in the same manner as the distortion appearing on the surface of artcard 9. Hence, a user wishing to produce a particular effect can insert one of many artcards 9 into the artcard reader 10 and utilise button 6 to take a picture of the image 3 resulting in a corresponding distorted output image 8.

The camera unit 1 can also include a number of other control button 13, 14 in addition to a simple LCD output display 15 for the display of informative information including the number of printouts left on the internal print roll on the camera unit.

Turning now to Fig. 2, there is illustrated a schematic view of the internal hardware of the camera unit 1. The internal hardware is based around an Artcam central processor unit (ACP) 31.

Artcam Central Processor 31

5

10

15

20

25

30

35

The Artcam central processor 31 provides many functions which form the 'heart' of the system. The ACP 31 is preferably implemented as a complex, high speed, CMOS system on-a-chip. Utilising standard cell design with some full custom regions is recommended. Fabrication on a 0.25 μ CMOS process will provide the density and speed required, along with a reasonably small die area.

The functions provided by the ACP 31 include:

1. Control and digitisation of the area image sensor
2. A 3D stereoscopic version of the ACP requires two area
image sensor interfaces with a second optional image sensor
4 being provided for stereoscopic effects.

- 2. Area image sensor compensation, reformatting, and image enhancement.
- Memory interface and management to a memory store
- 4. Interface, control, and analog to digital conversion of an Artcard reader linear image sensor 34 which is provided for the reading of data from the artcards 9.
 - 5. Extraction of the raw Artcard data from the digitised and encoded Artcard image.
- Artcard encoded data. The encoded surface of the artcard 9 includes information on how to process an image to produce the effects displayed on the image distorted surface of the artcard 9. This information is in the form of a script, hereinafter known as a "Vark script". The Vark script is utilised by an interpreter running within the ACP 31 to produce the desired effect.
 - 7. Interpretation of the Vark script on the Artcard 9.
- 20 8. Performing image processing operations as specified by the Vark script.
 - 9. Controlling various motors for the paper transport 36, zoom lens 38, autofocus 39 and Artcard driver 37.
- 10. Controlling a guillotine actuator 40 for the operation of a guillotine 41 for the cutting of photographs 8 from print roll 42.
 - 11. Half-toning of the image data for printing.
 - 12. Providing the print data to a printhead 44 at the appropriate times.
 - 13. Controlling the print head 44.
 - 14. Controlling the ink pressure feed to printhead 44.
 - 15. Controlling optional flash unit 56.
- 16. Reading and acting on various sensors in the camera, including camera orientation sensor 46, autofocus 47 and Artcard insertion sensor 49.
 - 17. Reading and acting on the user interface buttons

30

6, 13, 14.

5

- 18. Controlling the status display 15.
- 19. Providing viewfinder and preview images to the colour display 5.
- 20. Control of the system power consumption, including the ACP power consumption via power management circuit 51.
 - 21. Providing external communications 52 to general purpose computers (using USB).
- 22. Reading and storing information in a printing roll authentication chip 53.
 - 23. Reading and storing information in a camera authentication chip 54.
 - 24. Communicating with an optional mini-keyboard 57 for text modification.

15 Quartz crystal 58

A quartz crystal 58 is used as a frequency reference for the system clock. As the system clock is very high, the ACP 31 includes a phase locked loop clock circuit to increase the frequency derived from the crystal 58.

20 Image Sensing

25

30

35

Area image sensor 2

The area image sensor 2 converts an image through its lens into an electrical signal. It can either be a charge coupled device (CCD) or an active pixel sensor (APS)CMOS image sector. At present, available CCD's normally have a higher image quality, however, there is currently much development occurring in CMOS imagers. CMOS images are eventually expected to be substantially cheaper than CCD's have smaller pixel areas, and be able to incorporate drive circuitry and signal processing. They can also be made in 12" CMOS fabs, which transitioning are to wafers. CCD's are usually built in 6" wafer fabs, and economics mav not allow a conversion to 12" Therefore, the difference in fabrication cost between CCD's and CMOS imagers is likely to increase, progressively favouring CMOS imagers. However, at present, a CCD is probably the best option.

5

10

15

20

25

30

35

The Artcam unit will produce suitable results with a $1,500 \times 1,000$ area image sensor. However, smaller sensors, such as 750 \times 500, will be adequate for many markets. Artcam is less sensitive to image sensor resolution than are conventional digital cameras. This is because many of the styles contained on Artcards 9 process the image in such a way as to obscure the lack of resolution. For example, if the image is distorted to simulate the effect of being converted to an impressionistic painting, low source image resolution can be used with minimal effect. Further images low resolution input examples for which typically not be noticed include image warps which produce high distorted images, multiple miniature copies of the of the image (eg. passport photos), textural processing such as bump mapping for a base relief metal look, and photocompositing into structured scenes.

This tolerance of low resolution image sensors may be a significant factor in reducing the manufacturing cost of an Artcam unit 1 camera. An Artcam with a low cost 750×500 image sensor will often produce superior results to a conventional digital camera with a much more expensive 1,500 \times 1,000 image sensor.

Optional stereoscopic 3D image sensor 4

The 3D versions of the Artcam unit 1 have an additional image sensor 4, for stereoscopic operation. This image sensor is identical to the main image sensor. The circuitry to drive the optional image sensor may be included as a standard part of the ACP chip 31 to reduce incremental design cost. Alternatively, a separate 3D Artcam ACP can be designed. This option will reduce the manufacturing cost of a mainstream single sensor Artcam.

Print roll authentication chip 53

A small chip 53 is included in each print roll 42. This chip replaced the functions of the bar code, optical sensor and wheel, and ISO/ASA sensor on other forms of

camera film units such as Advanced Photo Systems file cartridges.

The authentication chip also provides other features:

- 1. The storage of data than is mechanically and optically sensed from APS rolls
- 2. A remaining media length indication, accurate to $\ensuremath{\mathsf{mm}}\xspace$.
- 3. Authentication Information to prevent inferior copies.
- The authentication chip 53 contains 1024 bits of Flash memory, of which 128 bits is an authentication key, and 512 bits is the authentication information. Also included is an encryption circuit to ensure that the authentication key cannot be accessed directly.

15 Printhead 44

5

20

The Artcam unit 1 can utilise any colour print technology which is small enough, low enough power, fast enough, high enough quality, and low enough cost, and is compatible with the print roll. Relevant printheads will be specifically discussed hereinafter.

The specifications of the ink jet head are:

Image type	Bi-level, dithered
Colour	CMY Process Colour
Resolution	1600 dpi
Print head length	'Page-width' (100mm)
Print speed	2 seconds per photo

Optional ink pressure Controller (not shown)

The function of the ink pressure controller depends

25 upon the type of ink jet print head 44 incorporated in the
Artcam. For some types of ink jet, the use of ink pressure
controller can be eliminated, as the ink pressure is simply
atmospheric pressure. Other types of print head require a
regulated positive ink pressure. In this case, the in

30 pressure controller consists of a pump and pressure
transducer.

Other print heads may require an ultrasonic transducer to cause regular oscillations in the ink pressure, typically at frequencies around 100KHz. In the case, the ACP 31 controls the frequency phase and amplitude of these oscillations.

Paper transport motor 36

5

10

15

20

25

30

The paper transport motor 36 moves the paper from within the print roll 42 past the print head as a relatively constant rate. The motor 36 is a miniature motor geared down to an appropriate speed to drive rollers which move the paper. A high quality motor and mechanical gears are required to achieve high image quality, as mechanical rumble or other vibrations will affect printed dot row spacing.

Paper transport motor driver 60

The motor driver 60 is a small circuit which amplified the digital motor control signals from the APC 31 to levels suitable for driving the motor 36.

Paper pull sensor

A paper pull sensor 50 detects a user's attempt to pull a photo from the camera unit during the printing process. and activates 50, 31 reads this sensor The APC guillotine 41 if the condition occurs. The paper pull camera the incorporated make to is 50 Were the user to pull the paper 'foolproof' in operation. out forcefully during printing, the print mechanism 44 or print roll 42 may (in extreme cases) be damaged. is acceptable to pull out the 'pod' from a Polaroid type camera before it is fully ejected, the public has been Therefore, they are unlikely to heed 'trained' to do this. printed instructions not to pull the paper.

The Artcam preferably restarts the photo print process after the guillotine 41 has cut the paper after pull sensing.

The pull sensor can be implemented as a strain gauge sensor, or as an optical sensor detecting a small plastic flag which is deflected by the torque that occurs on the

paper drive rollers when the paper is pulled. The latter implementation is recommendation for low cost.

Paper guillotine actuator

The paper guillotine actuator 40 is a small actuator which causes the guillotine 41 to cut the paper either at the end of a photograph, or when the paper pull sensor 50 is activated.

Paper guillotine actuator driver 40

The guillotine actuator drive 40 is a small circuit which amplifies a guillotine control signal from the APC tot the level required by the actuator 41.

Artcard 9

5

10

15

35

The Artcard 9 is a program storage medium for the Artcam unit. As noted previously, the programs are in the form of Vark scripts. Vark is a powerful image processing language especially developed for the Artcam unit. Each Artcard 9 contains one Vark script, and thereby defines one image processing style.

the VARK Preferably, language is highly image 20 processing specific. By being highly image processing specific, the amount of storage required to store the details of the card are substantially reduced. Further, the ease with which new programs can be created, including enhanced effects, is also substantially increased. 25 Preferably, the language includes facilities for handling many image processing functions including image warping via a warp map, convolution, color lookup tables, posterizing an image, adding noise to an image, image enhancement filters, painting algorithms, brush jittering and manipulation edge 30 detection filters, tiling, illumination via light sources, bumpmaps, text, face detection and object detection attributes, fonts, including three dimensional fonts, and arbitrary complexity pre-rendered icons.

Attached in Appendix D is an example of the VARK language which includes all of these facilities and has been defined by the present applicant with image processing

functionality in mind.

5

10

20

25

30

35

Hence, by utilizing the language constructs as defined by the created language, new affects on arbitrary images can be created and constructed for inexpensive storage on Artcard and subsequent distribution to camera Further, on one surface of the card can be provided an example illustrating the effect that a particular VARK script, stored on the other surface of the card, will have on an arbitrary captured image.

By utilizing such a system, camera technology can be distributed without a great fear of obsolescence in that, provided a VARK interpreter is incorporated in the camera device, a device independent scenario is provided whereby the underlying technology can be completely varied over Further, the VARK scripts can be updated as new time. 15 filters are created and distributed in an inexpensive manner, such as via simple cards for card reading.

The Artcard 9 is a piece of thin white plastic with the same format as a credit card (86mm long by 54mm wide). Artcard is printed on both sides using a high resolution ink jet printer. The inkject printer technology is assumed to be the same as that used in the Artcam, with 1600 dpi (63dpmm) resolution. A major feature of the Artcard 9 is Artcards can be manufactured at low manufacturing cost. high speeds as a wide web of plastic film. The plastic web is coated on both sides with a hydrophilic dye fixing layer. The web is printed simultaneously on both sides using a 'pagewidth' colour ink jet printer. The web is then slit and punched into individual cards. On one face of the card is printed a human readable representation of the effect the Artcard 9 will have on the sensed image. This can be simply a standard image which has been processed using the Vark script stored on the back face of the card.

On the back face of the card is printed an array of dots which can be decoded into the Vark script that defines the image processing sequence. The print area is $80\text{mm}\ x$ 50mm, giving a total of 15,876,000 dots. This array of dots could represent at least 1.89 Mbytes of data. To achieve high reliability, extensive error detection and correction is incorporated in the array of dots. This allows a substantial portion of the card to be defaced, worn, creased, or dirty with no effect on data integrity. The data coding used is Reed-Solomon coding, with half of the data devoted to error correction. This allows the storage of 967 Kbytes of error corrected data on each Artcard 9.

10 Linear image sensor 34

5

15

20

25

linear The Artcard sensor 34 the converts aforementioned Artcard data image to electrical signals. As with the area image sensor 2, 4, the linear image sensor can be fabricated using either CCD or APS CMOS technology. active length of the image sensor 34 is 50mm, equal to the width of the data array on the Artcard 9. To satisfy Nyquist's sampling theorem, the resolution of the linear image sensor 34 must be at least twice the highest spatial frequency of the Artcard optical image reaching the image sensor. In practice, data detection is easier if the image sensor resolution is substantially above this. A resolution of 4800 dpi (189 dpmm) is chosen, giving a total of 9,450 pixels. This resolution requires a pixel sensor pitch of 5.3µm. This can readily be achieved by using four staggered rows of 20µm pixel sensors.

The linear image sensor is mounted in a special package which includes a LED 65 to illuminate the Artcard 9 via a light-pipe (not shown).

The Artcard reader light-pipe can be a moulded light-30 pipe which has several function:

- 1. It diffuses the light from the LED over the width of the card using total internal reflection facets.
- 2. It focuses the light onto a $16\mu m$ wide strip of the Artcard 9 using an integrated cylindrical lens.
- 35 3. It focuses light reflected from the Artcard onto

the linear image sensor pixels using a moulded array of microlenses.

Artcard reader motor 37

5

10

15

25

30

35

The Artcard reader motor propels the Artcard past the linear image sensor 34 at a relatively constant rate. As it may not be cost effective to include extreme precision mechanical components in the Artcard reader, the motor 37 is a standard miniature motor geared down to an appropriate speed to drive a pair of rollers which move the Artcard 9. The speed variations, rumble, and other vibrations will affect the raw image data as circuitry within the APC 31 includes extensive compensation for these effects to reliably read the Artcard data.

The motor 37 is driven in reverse when the Artcard is to be ejected.

Artcard motor driver 61

The Artcard motor driver 61 is a small circuit which amplifies the digital motor control signals from the APC 31 to levels suitable for driving the motor 37.

20 Card Insertion sensor 49

The card insertion sensor 49 is an optical sensor which detects the presence of a card as it is being inserted in the card reader 34. Upon a signal from this sensor 49, the APC 31 initiates the card reading process, including the activation of the Artcard reader motor 37.

Card eject button 13

A card eject button 13 (Fig. 1) is used by the user to eject the current Artcard, so that another Artcard can be inserted. The APC 31 detects the pressing of the button, and reverses the Artcard reader motor 37 to eject the card.

Card status indicator 66

A card status indicator 66 is provided to signal the user as to the status of the Artcard reading process. This can be a standard bi-colour (red/green) LED. When the card is successfully read, and data integrity has been verified, the LED lights up green continually. If the card is faulty,

then the LED lights up red.

If the camera is powered from a 1.5 V instead of 3V battery, then the power supply voltage is less than the forward voltage drop of the greed LED, and the LED will not light. In this case, red LEDs can be used, or the LED can be powered from a voltage pump which also powers other circuits in the Artcam which require higher voltage.

64 Mbit DRAM 33

5

10

15

20

25

35

To perform the wide variety of image processing effects, the camera utilises 8 Mbytes of memory 33. This can be provided by a single 64 Mbit memory chip. Of course, with changing memory technology increased Dram storage sizes may be substituted.

High speed access to the memory chip is required. This can be achieved by using a Rambus DRAM (burst access rate of 500 Mbytes per second) or chips using the new open standards such as double data rate (DDR) SDRAM or Synclink DRAM.

Camera authentication chip

The camera authentication chip 54 is identical to the print roll authentication chip 53, except that it has different information stored in it. The camera authentication chip 54 has three main purposes:

- 1. To provide a secure means of comparing authentication codes with the print roll authentication chip;
- 2. To provide storage for manufacturing information, such as the serial number of the camera;
- 3. To provide a small amount of non-volatile memory for storage of user information.

30 Displays

The Artcam includes an optional colour display 5 and small status display 15. Lowest cost consumer cameras may include a colour image display, such as a small TFT LCD 5 similar to those found on some digital cameras and camcorders. The colour display 5 is a major cost element of these versions of Artcam, and the display 5 plus back light

are a major power consumption drain.

Status display 15

5

10

15

20

The status display 15 is a small passive segment based LCD, similar to those currently provided on silver halide and digital cameras. Its main function is to show the number of prints remaining in the print roll 42 and icons for various standard camera features, such as flash and battery status.

Colour display 5

The colour display 5 is a full motion image display which operates as a viewfinder, as a verification of the image to be printed, and as a user interface display. The cost of the display 5 is approximately proportional to its area, so large displays (say 4" diagonal) unit will be restricted to expensive versions of the Artcam unit. Smaller displays, such as colour camcorder viewfinder TFT's at around 1", may be effective for mid-range Artcams. Zoom lens (not shown)

The Artcam can include a zoom lens. This can be a standard electronically controlled zoom lens, identical to one which would be used on a standard electronic camera, and similar to pocket camera zoom lenses. A referred version of the Artcam unit may include standard interchangeable 35mm SLR lenses.

25 Autofocus motor 39

The autofocus motor 39 changes the focus of the zoom lens. The motor is a miniature motor geared down to an appropriate speed to drive the autofocus mechanism.

Autofocus motor driver 63

30 The autofocus motor driver 63 is a small circuit which amplifies the digital motor control signals from the APC 31 to levels suitable for driving the motor 39.

Zoom motor 38

The zoom motor 38 moves the zoom front lenses in and out. The motor is a miniature motor geared down to an appropriate speed to drive the zoom mechanism.

Zoom motor driver 62

The zoom motor driver 62 is a small circuit which amplifies the digital motor control signals from the APC 31 to levels suitable for driving the motor.

5 Communications

10

15

20

25

30

35

The ACP 31 contains a universal serial bus (USB) interface 52 for communication with personal computers. Not all Artcam models are intended to include the USB connector, as an added means of differentiating low end Artcams from up-market models. However, the silicon area required for a USB circuit 52 is small, so the interface can be included in the standard ACP.

Optional Keyboard 57

The Artcam unit may include an optional miniature keyboard 57 for customising text specified by the Artcard. Any text appearing in an Artcard image may be editable, even if it is in a fancy metallic 3D font. The miniature keyboard includes a single line alphanumeric LCD to display the original text and edited text. The keyboard may be a standard accessory.

The ACP 31 contains a serial communications circuit for transferring data to and from the miniature keyboard.

Power Supply

The Artcam unit uses a single battery 48. Depending upon the Artcam options, this is either a 3V Lithium cell, or a 1.5 VAA or AAA alkaline cell.

Power Management Unit 51

Power consumption is an important design constraint in the Artcam. It is desirable that either standard camera batteries (such as 3V lithium batters) or standard AA or AAA alkaline cells can be used. While the electronic complexity of the Artcam unit is dramatically higher than 35mm photographic cameras, the power consumption need not be commensurately higher. Power in the Artcam can be carefully managed with all unit being turned off when not in use.

The most significant current drains are the ACP 31, the

area image sensors 2,4, the printer 44 various motors, the flash unit, 45 and the optional colour display 5 (if included) dealing with each part separately:

- 1. ACP: If fabricated using 0.25µm CMOS, and running on 1.5V, the ACP power consumption can be quite low. Clocks to various parts of the ACP chip can be quite low. Clocks to various parts of the ACP chip can be turned off when not in use, virtually eliminating standby current consumption. The ACP will only fully used for approximately 4 seconds for each photograph printed.
 - 2. Area image sensor: power is only supplied to the area image sensor when the user has their finger on the button.
- 3. The printer power is only supplied to the printer when actually printing. This is for around 2 seconds for each photograph. Even so, suitably lower power consumption printing should be used.
 - 4. The motors required in the Artcam are all low power miniature motors, and are typically only activated for a few seconds per photo.
 - 5. The flash unit 45 is only used for some photographs. Its power consumption can readily be provided by a 3V lithium battery for a reasonably battery life.
- drain for two reasons: it must be on for the whole time that the camera is in use, and a backlight will be required if a liquid crystal display is used. Cameras which incorporate a colour display will require a larger battery to achieve acceptable batter life.

30 Flash unit 45

20

The flash unit 45 can be a standard miniature electronic flash for consumer cameras.

Artcam Central Processor

Turning now to Fig. 3, there is illustrated the Artcam central processor 31 in more detail. The ACP 31 can take many different forms depending on the technologies utilised.

One for of ACP 31 is will now be described and includes the following components:

Image Address Interface 93

5

10

15

Images are manipulated within the Artcam in a variety of ways. Some methods of manipulation require random access to pixels within an image, while others require access to pixels in a specific logical order. The Image Address Interface provides an interface between a client and the cached DRAM, allowing specific known processing orders to be appropriately cached.

The DRAM interface 81 includes 128 cached lines, each 32 bytes wide (32 bytes being the standard Rambus data transfer unit).

The total memory on chip for caches is therefore 4096 bytes (128 x 32 bytes). The break up of cache assignment is:

-16 to cache the CPU's program (so programs can run at the same time as control ACP processes)

-16 to cache CPU program's data

-96 floating. These can be assigned to ALUs for 20 particular functions, or assigned to CPU program or data as desired.

The 128 cache lines are divided into 8 groups of 16 for separate addressing in a given cycle, with appropriate multiplexing.

As stated previously, the image address interface is responsible for interfacing between other client portions of the ACP chip and the RAMBUS DRAM. In effect, each module within the image address interface (IAI) 93 is an address generator.

30 There are basically 3 logical types of images manipulated by the ACP. They are:

-CCD Image, which is the Input Image captured from the CCD.

-Internal Image format - the Image format utilsed interanly by the Artcam device.

Print Image - the Output Image format printed by the

Artcam

5

10

15

20

25

30

35

These images are typically different in colour space, resolution, and the output & input colour spaces can vary from camera to camera. For example, a CCD image on a low-end camera may be a different resolution, or have different colour characteristics from that used in a high-end camera. However all internal image formats are the same format in terms of colour space across all cameras.

In addition, the 3 image types can vary with respect to which direction is 'up'. The physical orientation of the camera causes the notion of a portrait or landscape image, and this must be maintained throughout processing. For this reason, the internal image is always oriented correctly, and rotation is performed on images obtained from the CCD and during the print operation.

CCD Image Organisation

Although many different CCD image sensors could be utilised, it will be assumed that the CCD itself is a 750 x 500 image sensor, yielding 375,000 bytes (8 bits per pixel). Each 2x2 pixel block having the following configuration as depicted in Fig.4.

A CCD Image as stored in DRAM has consecutive pixels from a given line contiguous in memory. Each line is stored one after the other. The image sensor interface (ISI) 83 is responsible for taking data from the CCD and storing it in the DRAM correctly oriented. Thus a CCD image with rotation 0 degrees has its first line G, R, G, R, G, R... and its second line as B, G, B, G, B, G... If the CCD image should be portrait, rotated 90 degrees, the first line will be R, G, R, G, R, G and the second line G, B, G, B, G, B...etc.

Pixels are stored in an interleaved fashion since all colour components are required in order to convert to the internal image format.

It should be noted that the ACP 31 makes no assumptions about the CCD pixel format, since actual CCDs for imaging may vary from Artcam to Artcam, and over time. All

processing that takes place via the hardware is controlled by microcode in an attempt to extend the usefulness of the ACP 31.

Internal Image Organisation

5 Internal images typically consist of a number of channels. Vark images can include, but are not limited to:

Lab

Labα

Labß

10 αβ

20

35

L

L, a and b correspond to components of the Lab colour space, α is a matte channel (used for composing), and β is a bump-map channel (used during brushing & illuminating).

The Vark Accelerator 79 functions require images to be organised in a planar configuration. Thus a Lab image would be stored as 3 separate (probably contiguous) blocks of memory:

one block for the L channel,

one block for the a channel, and

one block for the b channel

Within each channel block, pixels are stored contiguously for a given row (plus some optional padding bytes), and rows are stored one after the other.

25 Turning to Fig.5 there is illustrated an example form of storage of a logical image 100. The logical image 100 is stored in a planar fashion having L 101, a 102 and b 103 colour components stored one after another. Alternatively, the logical image 100 can be stored in a compressed format a having an uncompressed L component 101 and compressed A and B components 105, 106.

Turning to Fig. 6, the pixels of for line n 110 are stored together before the pixels of for line and n + 1 (111). With the image being stored in contiguous memory within a single channel.

In the 8MB-memory model, the final Print Image after all processing is finished, needs to be compressed in the chrominance channels. Compression of chrominance channels is 4:1, causing an overall compression of 12:6, or 2:1.

Other than the final Print Image, images in the Artcam are typically not compressed. Because of memory constraints, software may choose to compress the final Print Image in the chrominance channels by scaling each of these channels by 2:1. If this has been done, the PRINT Vark function call utilised to print an image must be told to treat the specified chrominance channels as compressed. The PRINT function is the only function that knows how to deal with compressed chrominance, and even so, it only deals with a fixed 2:1 compression ratio.

Although it is possible to compress an image and then operate on the compressed image to create the final print image, it is not recommended due to a loss in resolution. In addition, an image should only be compressed once — as the final stage before printout. While one compression is virtually undetectable, multiple compressions may cause substantial image degradation.

Clip image Organisation

5

10

25

35

Clip images stored on Artcards have no explicit support by the ACP 31. Software is responsible for taking any images from the current Artcard and organising the data into a form known by the ACP. If images are stored compressed on an Artcard, software is responsible for decompressing them, as there is no specific hardware support for decompression of Artcard images.

30 Image Pyramid Organisation

During brushing, tiling, and warping processes utilised to manipulate an image it is necessary to compute the average colour of a particular area in an image. Rather than calculate the value for each area given, these functions make use of an image pyramid. As illustrated in Fig.7, an image pyramid is effectively a multi-resolution pixel-map.

The original image 115 is a 1:1 representation. Low-pass filtering and sub-sampling by 2:1 in each dimension produces an image 4 the original size 116. This process continues until the entire image is represented by a single pixel. An image pyramid is constructed from an original internal format image, and consumes 1/3 of the size taken up by the original image (1/4 + 1/16 + 1/64 + ...). For an original image of 1500 x 1000 the corresponding image pyramid is approximately 4MB. An image pyramid is constructed by a specific Vark function, and is used as a parameter to other Vark functions.

Print Image Organisation

The entire processed image is required at the same time in order to print it. However the Print Image output can comprise a CMY dithered image is only a transient image format, used within the Print Image functionality. However, it should be noted that colour conversion will need to take place from the internal colour space to the print colour space. In addition, this colour conversion can be tuned to be different for different print rolls in the camera with different ink characteristics e.g. Sepia output can be accomplished by using a specific sepia toning Artcard, or by using a sepia tone print-roll (so all Artcards will work in sepia tone).

25 Colour Spaces

5

10

15

20

30

There are 3 colour spaces used in the Artcam, corresponding to the different image types:

CCD Image has a unique CCD colour space

Internal Image has the internal colour space

Print Image has the printer colour space

The ACP has no direct knowledge of specific colour spaces. Instead, it relies on client colour space conversion tables to convert between CCD, internal, and printer colour spaces:

35 CCD RGB

Internal Lab

Printer CMY

5

10

15

20

25

Removing the colour space conversion from the ACP 31 allows:

-Different CCDs to be used in different cameras

-Different inks (in different print rolls over time) to be used in the same camera

-Separation of CCD selection from ACP design path

-A well defined internal colour space for accurate colour processing

The overall process for creating an output image is as illustrated in Fig.8. The process 120 includes rigging in a CCD image 121 in a CCD colour space, the conversion of the CCD image to an internal image 122 in an internal colour space, the continual processing 123 of the internal image to produce a final internal image, followed by the creation of a print image 124 for printing out in the printer's colour space. With each conversion 126, 127 colour tables are required for colour mapping the images from one colour space to another. These colour tables can be provided in the Artcam ROM or in the particular print ROM.

Image access

Access to images is via special image address generators, defined logically below. The Image Address Interface 93 contains a number of these address generation state machines (AGSM).

Each AGSM has a set of registers for defining image characteristics:

Register	# bits	Description
Name		
ImageStart	32	The address in memory where the image
	ļ	starts
ImageHeight	12	The number of lines in the image
ImageWidth	12	The number of pixels in a line
RowOffset	12	The number of bytes from one row to
	<u> </u>	

		the next. Equals ImageWidth + any padding
StartRow	12	Which row to start at in the image
EndRow	12	The last row+1 to be returned or written to within the image
StartPixel	12	Left border of the section of the image
EndPixel	12	The last pixel+1 to be returned or written to along a given row.
Loop	1	Keep looping the data.

Random Access to pixels

5

10

15

Images are rarely required to be accessed in completely random (x, y) fashion, although it is straightforward enough to access a given pixel within a channel by the following addressing algorithm:

Address for pixel (X, Y) = ImageStart + (RowOffset * Y) + X.

This only gives the address of a single colour channel's component, and 3 such operations would be required to access all 3 colour components of a single pixel.

Image Iterators = Sequential Access to pixels

The primary image pixel access method for software and hardware algorithms is via Image Iterators located within the Image Address Interface 93. Image iterators perform all of the addressing and caching of the pixels within an image channel and either read or write pixels for their client. Read Iterators read pixels in a specific order for their clients, and Write Iterators write pixels in a specific order for their clients.

Turning to Fig.9, there is illustrated the operation of the Image Iterators of the embodiment. Each iterator, e.g 130, is interconnected to the DRAM 33 via DRAM cache 131. The Read Iterator, e.g 130, and Write Iterators, e.g 132, act as an intermediary between a client, e.g 133, 134, requesting the data and the data stored within the DRAM 33. The iterators are responsible for correct ordering of image

data.

5

15

20

25

30

Turning to Fig.10, there is a illustrated an example Read Iterator 130 which can comprise a state machine 136 interconnected and controlling a FIFO 137. The state machine 136 is responsible for sending the requests to the DRAM cache and keeping the FIFO 137 full. Further, the state machine 136 receives read requests from clients and clocks-out FIFO data from the FIFO queue 137 in response to those read requests.

The Read Image Iterators 130 can be thought of as a FIFO that contains the entire image in a specific order (of course they are not implemented as such). Every time a pixel is read from the FIFO 137, the next pixel from the image is read into the end of the FIFO.

Write Image Iterators can similarly be considered as a FIFO that is written to by a process. The process writes pixels in a specific order to write out the entire image.

As illustrated in Fig.11, typically a process 140 will have its input tied to a Read Iterator 141, and output tied to a corresponding Write Iterator 142.

A variety of Image Iterators exist to cope with the most common addressing requirements of image processing algorithms. In most cases there is a corresponding Write Iterator for each Read Iterator. The different Iterators are listed in the following table:

Read Iterators	Write Iterators
Sequential Read	Sequential Write
Box Read	-
Vertical Strip Read	Vertical Strip Write

In general, more Read Iterators are required than Write Iterators. In the ACP there are 5 Read Iterators and only 3 Write Iterators.

Although an Iterator is perceived to be an unlimited FIFO, in practice there is a small FIFO connected to two or more cache lines. The small FIFO is required to allow for the fact that more than one Iterator is likely to be in use

at one time, and only one access can be made to the cache in a single cycle.

All FIFOs belonging to Image Iterators can preferably be accessed by software as memory mapped I/O. General software algorithms that may not be appropriate to be microcoded can therefore take advantage of the image access mechanisms.

Table Access

5

15

30

35

It can often be necessary to lookup values in a table.

10 Linear table: set up by software eg 256 values of 1 byte each.

ALUs write a byte lookup address to one FIFO,

The linear table address generator looks up the value next cycle (optional multiply by 2 for 16 bit entries) and puts results (8 or 16 bits) into the output FIFO. For 16 bits the order is always same (lo/hi or hi/lo). Value is written to FIFO in cycle N, first 8 bits available from FIFO at start of N+2 (i.e. skips one cycle).

CCD Image Access

20 Random Access to pixels

There is no special address generator for specifying fast access to CCD images in DRAM. If a process requires random access it must directly address DRAM and decode image pixels itself.

25 Sequential Read and Sequential Write Iterators

The simplest Image Iterator is the Sequential Read Iterator. It presents the pixels from a channel one line at a time from top to bottom, and within a line, pixels are presented left to right. The padding bytes are not presented to the client. It is most useful for algorithms that must perform some process on each pixel from an image but don't care about the order of the pixels being processed.

The Sequential Read Iterator comprises 2 cache lines and a small (5 bytes) FIFO. While 32 pixels are being presented from one cache line, the other cache line can be loaded from memory.

Complementing the Sequential Read Iterator is a Sequential Write Iterator. Clients write pixels to a FIFO owned by a Sequential Write Iterator that subsequent writes out a valid image using appropriate caching and appropriate padding bytes. The Sequential Write Iterator again comprises 2 cache lines and a small FIFO.

A process that performs an operation on each pixel of an image independently would typically use a Sequential Read Iterator to obtain pixels, and a Sequential Write Iterator to write the new pixel values to their corresponding locations within the destination image. It is valid to have the source image and destination image to be the same, since a given input pixel is not read more than once.

Internal Format Image Access

5

10

15

20

25

30

35

single cycle 4 bytes a Further, as on transferred from an Iterator's cache into the FIFO, this allows up to 4 Iterators to do the same thing if cache accesses are staggered. The net effect is that 4 Iterator FIFOs can be accessed every clock cycle without the caches having to support multiple accesses per cycle. 4 Iterators may be 3 Read Iterators and one Write Iterator. For example, as shown in Fig. 12, a single cycle it is possible to read 3 pixels, 1 from each of 3 Read Iterators 145-147, perform some processing on them 148, and take the single pixel output (derived from a previously read 3 pixels) transfer it to a Write Iterator 149. The average processing time for a single pixel in output would thus be 1 cycle.

A variety of Image Iterators exist to cope with the most common addressing requirements of image processing algorithms. They are:

Sequential Read (previously discussed)
Sequential Write (previously discussed)
Box Read
Vertical Strip Read
Vertical-Strip Write

Box Read Iterator

The Box Read Iterator is used to present pixels in an order most useful for performing general-purpose filters, convolves and the like. The Iterator presents pixel values in a square box around the sequentially read pixels. The box is limited to being 3, 5, or 7 pixels wide. The client has the choice of duplicating edge pixels, or having non-image pixels to be a constant value. The client also has the option of starting the center pixel of

IteratorSpecific1:

5

15

20

25

10 The special purpose register IteratorSpecific1 has the following bit usage:

Bi	Name	Usage
ts		
0	DuplicateEdg	1 = duplicate edge pixels for box
	ePixels	region outside image
		0 = return OutsideImagePixel for
		box region outside image
1-	OutsideImage	Constant pixel value to return for
8	Pixel	pixels outside the actual image
		area if DuplicateEdgePixels = 0.
9-	Reserved	-
11		

In addition, the special purpose register AGSMSpecific1 is used to determine a sub-sampling in terms of which input pixels will be used as the center of the box. The usual value is 1, which means that each pixel is used as the center of the box. The value "2" would be useful in scaling an image down by 4:1 as in the case of building an image pyramid. Using pixel addresses from the previous diagram, the box would be centered around pixel 0, then 2, 8, and 10.

In Fig.13 there is shown a first example of the box read iterator output with Fig.14 showing a second example. In Fig.13, a box region, e.g 150, is output for a current input pixel 151 with Fig.13 illustrating the 3x3 pixel output case. A first series of pixels 152 illustrates the box read iterator output for the current pixel 151 when

duplication of edge pixels is set. A second series of output pixels 153 illustrates the case when duplication of edge pixels is not set. In this case, a pre-set constant "outside image" pixel value is output. Fig.14 illustrates a similar case for the current pixel 156 having a 3x3 output grid 155.

As illustrated in Fig.15, a process that uses the Box Read Iterator 160 for input would most likely use the Sequential Write Iterator 161 for output since they are in sync. A good example is the convolver 162, where N input pixels are read to calculate 1 output pixel.

The Box Read Iterator will require a maximum of 14 (2 x 7) cache lines and a small (5 bytes) FIFO. While pixels are presented from one set of cache lines, the other cache lines can be loaded from memory.

Vertical-Strip Read and Write Iterators

5

10

15

20

25

30

35

In some instances it is necessary to write an image in output pixel order, with no knowledge about the direction of coherence in input pixels in relation to output pixels. Examples of this are rotation and warping. If it is necessary to rotate an image 90 degrees, and process the output pixels horizontally, a complete loss of cache coherence may result. On the other hand, if it is necessary to process the output image one cache line's width of pixels at a time and then advance to the next line (rather than advance to the next cache-line's worth of pixels on the same line), we will gain cache coherence for some input image pixels.

It can also be the case that there is known 'block' coherence in the input pixels (such as colour coherence), in which case the read governs the processing order, and the write, to be synchronised, must follow the same pixel order.

With the vertical strip Iterators, the order of pixels presented as input (Vertical-Strip Read), or expected for output (Vertical-Strip Write) is the same and is depicted in Fig. 16. The order is pixels 0 to 31 (165) from line 0

(166), then pixels 0 to 31 of line 1 (167) etc., for all lines of the image, thereby making up first strip 169, then pixels 32 to 63 of line 0, pixels 32 to 63 of line 1 etc., making up second strip 170. In the final vertical strip there may not be exactly 32 pixels wide. In this case only the actual pixels in the image are presented or expected as input.

Referring to Fig.17, a process 173 that requires only a Vertical-Strip Write Iterator will typically have a way of mapping input pixel coordinates given an output pixel coordinate. It would access 175 the input image pixels according to this mapping, and coherence is determined by having sufficient cache lines on the 'random-access' reader for the input image.

It is not meaningful to pair this Write Iterator with a Sequential Read Iterator or a Box read Iterator, but a Vertical-Strip Write Iterator does give significant improvements in performance in certain situations.

Clients read pixels from the FIFO owned by the Vertical-Strip Read Iterator that reads images cached appropriately. Clients write pixels to the FIFO owned by the Vertical-Strip Write Iterator that subsequent writes out a valid image using appropriate caching and appropriate padding bytes. Each Iterators requires 2 cache lines, and a small (5 byte) FIFO.

Table I/O Units

5

10

15

20

25

30

It is often necessary to lookup values in a table (which may also be an image). While Image Iterators only have a single FIFO, Table I/O Units require 2 FIFOs — an input FIFO and an output FIFO. Clients pass indexes into the Input FIFO (17 bits wide) and receive values from the table via the Output FIFO (16 bits wide).

1 Dimensional Tables

Direct Lookup

35 A direct lookup is a simple indexing into a 1 dimensional lookup table. The value passed in by the client

via the Input FIFO is shifted to the appropriate location using a Barrel Shifter, ANDed with a mask, and then ORed with the Base Address to give the final address. The 8 or 16 bit data value at the address is placed into the Output FIFO. Address generation takes 1 cycle, and transferring the requested data from the cache to the Output FIFO also takes 1 cycle (assuming a cache hit).

Interpolate table

This is the same as a linear table except that 2 values are returned for a given address: The value returned are Table[X], and Table[X+1]. If X+1 is invalid, Table[X] is returned twice. Address generation takes 1 cycle, and transferring the requested data from the cache to the Output FIFO takes 2 cycles (assuming a cache hit).

15 DRAM FIFO

5

10

20

25

30

35

A special case of a 1D table is a DRAM FIFO. It is often necessary to have a simulated FIFO of a given length using DRAM and associated caches. With a DRAM FIFO, clients do not index explicitly into the table, but read and write to the table as if it were a large FIFO. Two 2 counters keep track of input and output positions in the simulated FIFO, and cache to DRAM as needed. When values are taken from the Output FIFO by the client, the next values are placed into the FIFO from the cache. When values are placed into the Input FIFO by the client, they are placed into the cache at the next position.

2 Dimensional Tables

Direct Lookup

A 2 dimensional direct lookup is not included at the moment. All cases of 2D lookups are needed for bi-linear interpolation.

Bi-Linear lookup

This kind of lookup is necessary for bi-linear interpolation. Given an X and Y coordinate in a table 4 values are returned after lookup. The four values (in order) are:

Table[X, Y]

Table[X+1, Y]

Table[X, Y+1]

Table [X+1, Y+1]

5 The order specified allows for the best cache coherence.

3 Dimensional Lookup

Direct Lookup

10

30

35

A 3 dimensional direct lookup is not required at the moment. All cases of 3D lookups are needed for tri-linear interpolation.

Tri-linear lookup

This kind of lookup is necessary for tri-linear interpolation. Given an X, Y, and Z coordinate, 8 values are returned in order from the lookup table:

15 Table [X, Y, Z]

Table [X+1, Y, Z]

Table[X, Y+1, Z]

Table [X+1, Y+1, Z]

Table[X, Y, Z+1]

20 Table [X+1, Y, Z+1]

Table [X, Y+1, Z+1]

Table[X+1, Y+1, Z+1]

The 3 values passed in by the client are barrel shifted, ORed together with the base address, and looked up. The 8 sets of 1 byte values are returned via the Output FIFO.Image Pyramid Access

During brushing, tiling, and warping it is often necessary to compute the average colour of a particular area in an image. Rather than calculate the value for each area given, these functions make use of an image pyramid as previously illustrated in Fig. 7. An image pyramid is effectively a multi-resolution pixel-map. The original image is a 1:1 representation. Low-pass filtering and sub-sampling by 2:1 in each dimension produces an image 4 the original size. This process continues until the entire image is

represented by a single pixel.

5

15

20

25

30

35

To access an image pyramid a list of image level addresses is required. These are 12×32 bit registers, each stores the address of a given level in the pyramid in the RDRAM memory. The width and height of the original image (level 0) is also required.

The client specifies a pixel address in terms of 3 components: x, y, and level. On subsequent cycles, 4 pixel units are returned in a specific order via a FIFO:

The pixel at (INTEGER[scaled x], INTEGER[scaled y], z)

The pixel at (INTEGER[scaled x]+1, INTEGER[scaled y], z)

The pixel at (INTEGER[scaled x], INTEGER[scaled y]+1, z)

The pixel at (INTEGER[scaled x]+1, INTEGER[scaled y]+1, z)

The offset from the start of an image to a given (x, y) coordinate is given by: RowBytes * Y + X.

For a different level of the pyramid, a simple barrel shift right of the RowBytes value by the level number gives the RowBytes value for that level. This value needs to be multiplied by a scaled Y (also barrel shifted) and the result added to a barrel shifted X value. example, if the scaled (X, Y) coordinate was (10.4, 12.7) 4 pixels would be returned in the order (10, 12), (11, 12), (10, 13) and (11, 13). When pixels are exactly aligned (no fractional component), the "+1" pixels are duplicated (to save a read the valid coordinate is outside a from DRAM). When range, clients have the choice of edge pixel duplication or returning of a constant colour value (typically black).

DRAM Interface 81

The DRAM used by the Artcam is a 64Mbit (8MB) RAMBUS Dram operating at 500MHz. Using RAMBUS DRAM implies that applications should minimize the number of random memory accesses to avoid degraded memory access performance.

To take advantage of the 4 internal banks of memory in a single DRAM chip, every 32 bytes should be in a different bank with address wiring accordingly. The 4 bank internal arrangement of RAMBUS DRAM can also be used to advantage if

necessary as long as this does not create unnecessary algorithmic complexity.

Bank accesses can have their latencies overlapped, so while data is being transferred from one bank, another can be setting up for the transfer. Interleaved in this way, assuming a worst case of a DRAM-internal-cache miss every access, 4 sets of 32 byte reads can be accomplished in 320ns.

Cache Lines

5

15

25

30

In order to reduce effective memory latency, the ACP contains 128 cache lines, each 32 bytes wide. The total memory on chip for caches is therefore 4096 bytes (128 x 32 bytes). The breakup of cache assignment is:

16 to cache the CPU's program (so programs can run at the same time as control ACP processes)

16 to cache CPU program's data

96 floating. These can be assigned to ALUs for particular functions, or assigned to CPU program or data as desired.

The 128 cache lines are divided into 8 groups of 16 for separate addressing in a given cycle, with appropriate multiplexing.

Memory Organization

Memory in an Artcam consists of a contiguous 32MB area (of which 8 MB is actually used). In addition to the real memory, there are some other non-contiguous address spaces which are effectively 'virtual' memory areas. These are ACP registers, used for memory mapped I/O. The memory organization for an Artcam with 8MB of RDRAM is shown in the following table:

Program scratch RAM	0.50 MB
Artcard data	1.00 MB
Photo Image, captured from CCD	0.50 MB
Print Image (compressed)	2.25 MB

Spec:23975-AG (ART32)

TOTAL	8 MB
Intermediate Image Processing	1.25 MB
1 Image Pyramid of single channel	1.00 MB
1 Channel of expanded Photo Image	1.50 MB

Uncompressed, the Print Image requires 4.5MB (1.5MB per channel). To accommodate other objects in the 8MB model, the Print Image needs to be compressed. If the chrominance channels are compressed by 4:1 they require only 0.375MB The memory model described here assumes a single 8 MB RDRAM. Other models of the Artcam may have more memory, and thus not require compression of the Print Image. addition, with more memory a larger part of the final image can be worked on at once, potentially giving a speed an Artcard inserting ejecting or The improvement. invalidates the 5.5MB area holding the Print Image, 1 channel of expanded photo image, and the image pyramid. This space may be safely used by the Artcard Interface for decoding the Artcard data.

15 <u>VLIW Vector Processor 74</u>

5

10

20

25

30

In order to reduce the complexity of the ACP design, the ACP contains a VLIW (Very Long Instruction Word) Vector Processor 74. The processor is essentially a set of I/O Units 177 connected to a set of ALUS 178 via FIFOS 179 as illustrated in Fig. 18. The Cache Interface 176 is described separately below. It provides the interface to DRAM 33 and is the primary input and output mechanism for the VLIW 74.

The I/O Units Block 177 consists of a number of types of address generators, each linked to a specific FIFO and the Cache Interface. The address generators are able to read and write data (specifically images in a variety of formats) as well as tables and simulated FIFOs in DRAM. They are customizable under software control, but cannot be microcoded.

The FIFOs 179 connecting the I/O Units 177 to the ALUs 178 are tied to specific I/O Units and specific ALUs. In

summary there are:

5

10

15

20

25

30 -

5 x 8 bit output FIFOs (from I/O unit to ALU)

3 x 8 bit input FIFOs (from ALU to I/O unit)

4 x 16 bit output FIFOs (from I/O unit to ALU)

4 x 17 bit input FIFOs (from ALU to I/O unit)

External processes have the ability to write to 1 of these 8 bit input FIFOs, and to read from 1 of the 8 bit output FIFOs. This allows other parts of the chip to provide input (for example the Image Sensor Interface can provide the pixels from the CCD) or to process the output (for example the Print Head Interface is able to take pixels in order to print them). These two FIFOs are known as the VLIW Input FIFO 180 and VLIW Output FIFO 181 respectively.

The ALUs Block 178 consists of a number of types of microprogrammable ALUs coupled together. Each of the ALUs contains a number of registers, some microcode RAM, and connections to the outside world. The connections are inputs, outputs, or both inputs and outputs. Specific ALUs connect to the FIFOs 179 and via them to the Address Units.

The Address and Data Buses connection 182 allows the CPU to read and write registers in the VLIW Vector Processor, as well as each ALU's microcode RAM. Rather than have the microcode in ROM inside the VLIW Vector Processor, the microcode is in RAM, with the program CPU responsible for loading it up. For the same space on chip, this tradeoff reduces the maximum size of any one function to the size of the RAM, but allows an unlimited number of functions to be written in microcode. Functions implemented using ALU microcode include Vark acceleration, Artcard reading, and Printing functions.

The VLIW Vector Processor scheme has several advantages for the case of the ACP:

Hardware design complexity is reduced

Hardware risk is reduced due to reduction in complexity
Hardware design time does not depend on all Vark

functionality being implemented in dedicated silicon. Space on chip is reduced overall (due to large number of processes able to be implemented as microcode) Functionality can be added to Vark (via microcode) with no impact on hardware design time.

ALUs Block 178

5

10

The ALUs Block 178 consists of a number of types of microprogrammable ALUs coupled together. Each of the ALUs contains a number of registers, some microcode RAM, and connections to the outside world. The connections are inputs, outputs, or both inputs and outputs. Specific ALUs connect to the FIFOs and via them to the I/O Units.

The different ALU types are:

15 Memory Interface Units: connected to the FIFOs

- Read Unit attached to FIFO corresponding to a Read Iterator
- Write Unit attached to a FIFO corresponding to a Write Iterator
- ReadWrite Unit attached to 2 FIFOs corresponding to Table I/O Unit

Processing Units:

- Adder ALU for counters, comparisons and simple loops.
- Multiply ALU single cycle multiply/accumulate for interpolations and convolves
 - Logical ALU for bit manipulation

A summary of each type of ALU Unit is listed in the following table:

ALU Unit	# of	# of	# of	# of	Size of
					Microcode
Name	Regist	Data	Status		
	ers	Output	Output	1	RAM
		s	S	Output	
				s	

30

Read	1	1	_	1	800 bits
Write	1	_	_	1	704 bits
ReadWrit	2	1	_	1	1216 bits
е					
Adder	4	3	1	-	1632 bits
Multiply	4	4	2	_	1920 bits
Logical	4	2	1	_	1376 bits

The outputs from the units are connected to the inputs so that each unit can select input from both its own outputs and all other units' outputs. The structure is as illustrated in Fig. 143. As shown in Fig. 143, there are multiple copies of each unit. The following table lists how many of each type of unit are present, and provides an overall total of specific resources.

Unit Name	# of	Size				
	Units	Regis	Data	Statu	Contr	of
		ters	Outpu	s	ol	Microc
			ts	Outpu	Outpu	ode
				ts	ts	RAM
Read	5	5	5	_	1	4000
					E	bits
Write	3	3	_	-	1	2112
						bits
ReadWrite	4	8	4	-	1	4864
						bits
Adder	4	16	12	4	-	6528
						bits
Multiply	4	16	16	4	_	7680
						bits
Logical	2	8	4	2	-	2752
			;			bits
TOTAL	24	38	41	10	1	27936
						bits

5

All Units connected to FIFOs produce a control bit. The control bits are ORed together to produce the SuspendALUs control bit, which is passed as input into every unit. The bit will be set if an attempt is due to be made this cycle to access a FIFO which is not ready (e.g. it is being written to and it is full). If set, all ALUs are suspended for the cycle, and no processing takes place. Processing will be suspended until the SuspendALUs control bit is clear (e.g. if the FIFO is now ready). This mechanism is provided so that synchronization is not an issue. While this does not provide optimum performance, it does considerably reduce hardware and software (microcode) design complexity.

The total number of data outputs is 41. This implies 6 bits are necessary in order to select 1 input from the available outputs.

The total number of status outputs is 10. Since each status output consists of 2 bits (a N (Negative) bit and a Z (Zero) bit), there are actually 20 status bits. Consequently 5 bits are necessary in order to select 1 from the 20 status bits.

Memory Interface Units

In order to transfer data between the various ALUs and the memory, a variety of units have been introduced. They include Read, Write, and ReadWrite units.

In order to reduce complexity of microcode, all units hang if any one of them requires memory access and the FIFO is not yet available (for reading or for writing). This mechanism is provided by the SuspendALUs control bit, described in Notel of the previous section.

The memory interface units do not access DRAM nor the caches themselves. They merely provide an interface between other ALUs and the memory, providing a timing and synchronization buffer via the FIFOs.

35 Read Unit

5

10

15

20

25

30

The Read Unit provides data from DRAM. Specifically, it

is attached to a FIFO that is filled by a Read Iterator. The Read Unit is attached to the output end of this FIFO, and does not concern itself with how data is inserted into the FIFO.

The Read Unit structure is set out in Fig. 143 and 1 data output and no status outputs, although if a read is requested from the FIFO, and the FIFO is empty, then the entire ALU microcode is disabled until the FIFO has something inside.

10 Microcode RAM

The Microcode RAM for the Read Unit is a 32 entry by 25 bit RAM (800 bits), containing the program for the ALU. The meaning of each of the microcode control bits is described here:

15

Bits	# Bits	Description
0	1	Read from FIFO
1	1	Sign Extend1 to 32 bits (input to
		BarrelShift1)
		0 = no sign extend (pad with 0's)
		1 = sign extend
2-3	2	BarrelShift1 (shifts left only, padding
		lower bits with 0)
		00 = no shift
		01 = shift left 8 bits
		10 = shift left 16 bits
		11 = shift left 24 bits
4-7	4	Write Enable to Latch (each enable-bit
		represents 1 byte)
8	1	Sign Extend2 (input to Bit Fiddler)
		0 = no sign extend (pad with 0's)
		1 = sign extend
9-11	3	Bit Fiddler (Generates 32 bit number from
		32 bit number ABCD)
		000 = XXXA

		001 = XXXB
		010 = XXXC
		011 = XXXD
	l	100 = XXAB
		101 = XXBC
		110 = XXCD
		111 = ABCD
12-13	2	BarrelShift2 (shifts left only, padding
 		lower bits with 0)
		00 = no shift
		01 = shift left 8 bits
		10 = shift left 16 bits
İ		11 = shift left 24 bits
14-18	5	Select input status bit to compare against
		(branch if equal)
		00000 - 11101 = select input status bit
		11110 = don't jump (address is next
ļ		microcode word)
		11111 = always jump (regardless of status)
19	1	Value to compare status bit against
		(branch if matches)
20-24	5	Address to jump to (if branching)
	25	TOTAL
L		

Write Unit

5

10

The Write Unit is illustrated in Fig. 145 and provides the interface of writing to DRAM to the ALU programs. Specifically, it is attached to a FIFO that is read/emptied by a Write Iterator. The Write Unit is attached to the input end of this FIFO, and does not concern itself with how data is removed from the FIFO.

The Write Unit does not output data to any other ALUs, although if a write is requested from the FIFO, and the FIFO is full, then the SuspendALUs signal is generated until the FIFO can be written to.

Microcode RAM

The Microcode RAM is a 32 entry by 22 bit RAM (704 bits), containing the program for the ALU. The meaning of each of the microcode control bits is described here:

5

Bits	#	Description
	 Bit	
	_	
	S	
0-5	6	Select input from other units
6	1	Write Enable to Latch
7	1	Select IN1 or data from Latch
8-9	2	8 bit select from 32 bits (ABCD)
		00 = D
		01 = C
		10 = B
		11 = A
10	1	Write to FIFO
11-15	5	Select input status bit to compare
		against (branch if equal)
		00000 - 11101 = select input status
		bit
		11110 = don't jump (address is next
		microcode word)
		11111 = always jump (regardless of
		status)
16	1	Value to compare status bit against
		(branch if matches)
17-21	5	Address to jump to (if branching)
	22	TOTAL

ReadWrite Unit

10

The ReadWrite Unit is illustrated in Fig. 146 and provides mechanisms for reading (and writing) into lookup tables and creating DRAM FIFOs. The ReadWrite Unit has both input and output, and attaches to 2 FIFOs that are in turn connected to address generators that can interpret requests

for lookup data. Note that in a single cycle,

Clients send their requests to the ReadWrite Unit, which in turn passes their requests into a FIFO. Results from the request (in the case of a Read request) are then read from the second FIFO. Note that these two FIFOs are not the same as the 8 bit FIFOs attached to the Read and Write Units. Instead there is a 17 bit output FIFO (1 bit for request, 16 for data), and a 16 bit input FIFO.

Microcode RAM

5

The Microcode RAM is a 32 entry by 38 bit RAM (1216 bits), containing the program for the ALU. The meaning of each of the microcode control bits is described here:

code cc	листот	bits is described here.
Bits	#	Description
	Bit	
	s	
0-5	6	Select input from other units
6	1	Write Enable to Latch2
7	1	Select IN1 or data from Latch2
8-9	3	16 bit select from 32 bits (ABCD)
		000 = 0D
1		001 = 0C
	l.	010 = 0B
		011 = 0A
		100 = CD
		101 = BC
		110 = AB
		111 = 0
10	1	Write to FIFO
11	1	Request Bit to send as 17th bit in
		input to FIFO
12	1	Read from FIFO
13-14	2	Sign Extend1 to 32 bits (input to
1		BarrelShift1)
		00 = no sign extend (pad with 0's)
		01 = sign extend using bit 7

		10 = sign extend using bit 15
		11 = reserved
15-16	2	BarrelShift1 (shifts left only,
	_	padding lower bits with 0)
		00 = no shift
	-	01 = shift left 8 bits
		10 = shift left 16 bits
	-	11 = shift left 24 bits
17-20	4	Write Enable to Latch (each enable-bit
		represents 1 byte)
21	1	Sign Extend2 (input to Bit Fiddler)
		0 = no sign extend (pad with 0's)
		1 = sign extend
22-24	3	Bit Fiddler (Generates 32 bit number
		from 32 bit number ABCD)
		AXXX = 000
		001 = XXXB
		010 = XXXC
		011 = XXXD
		100 = XXAB
		101 = XXBC
		110 = XXCD
		111 = ABCD
25-26	2	BarrelShift2 (shifts left only,
		padding lower bits with 0)
		00 = no shift
		01 = shift left 8 bits
		10 = shift left 16 bits
		11 = shift left 24 bits
27-31	5	Select input status bit to compare
		against (branch if equal)
		00000 - 11101 = select input status
		bit
		11110 = don't jump (address is next
		microcode word)

	11111 = always jump (regardless of
	status)
1	Value to compare status bit against
	(branch if matches)
5	Address to jump to (if branching)
38	TOTAL
	ļ

Processing Units

Adder ALU

5

10

As illustrated in Fig. 147, each adder ALU is a simple 32 bit adder with Min and Max functionality, a barrel shifter, and 4 registers.3 sets of 32 bit values as well as Negative and Zero status bits are provided as outputs from the ALU. In addition, each ALU has a microcode RAM containing small programs with limited branching ability.

The Adder ALU is designed to perform addition, simple averaging (e.g. add 2 numbers and divide by 2), and provide mechanisms for looping and control for other ALUs (via status bits).

Microcode RAM

The Microcode RAM is a 32 entry by 51 bit RAM (1632 bits), containing the program for the ALU. The meaning of each of the microcode control bits is described here:

Bits	#	Description
	Bits	
0-5	6	Select IN1 from outputs from this
		and other ALUs
6-11	6	Select IN2 from outputs from this
		and other ALUs
12-17	6	Select IN3 from outputs from this
		and other ALUs
18-19	2	Select OUT1 from 4 registers
20-21	2	Select OUT2 from 4 registers
22-23	2	Select register to write to [from 4

24 1 WriteEnable to register 0 = don't write				
0 = don't write				
1 = write to specified registe:	r			
25 1 Select AdderInput1 from [0, IN]	2]			
26 1 Select RegisterInput from [0,	IN1]			
27 1 Negate AdderInput1	Negate AdderInput1			
28-29 2 Select Function [MIN, MAX	۲, +,			
ABS (+)]				
30-31 2 Operation resolution [input t	o MIN,			
MAX, +, TST, ABS]	:			
00 = 32 bits				
01 = 16 bits				
11 = 8 bits				
32 1 Limit to 0 min [input to MIN	, MAX,			
+]				
33 1 Treat as signed [input to MAX	, MIN,			
+, and Barrel Shifter]				
34 1 Cin [input to +]				
35 · 1 WrapEnable[input to +]				
If set, addition is allowed to	wrap.			
If clear, addition will ceili	ng and			
floor at appropriate value f	or the			
resolution and its signed/ur	nsigned			
nature.				
36 1 Direction for barrel shift	[sign			
extended if signed]				
0 = left				
1 = right				
37-39 3 #Bits to shift [input to	Barrel			
Shifter]				
000 = 0				
001 = 1				
010 = 2	;			
011 = 3				

		100 = 4			
		101 = 5			
		110 = 8			
		111 = 16			
40-44	5	Select input status bit to compare			
		against (branch if equal)			
Ì		00000 - 11101 = select input status			
		bit			
		11110 = don't jump (address is next			
		microcode word)			
		11111 = always jump (regardless of			
		status)			
45	1	Value to compare status bit against			
		(branch if matches)			
46-50	5	Address to jump to (if branching)			
	51	TOTAL			

Multiply ALU

5

10

As illustrated in Fig. 148, each multiply ALU is a 32 bit multiply/accumulator. It is designed for high speed interpolation and convolving, and includes a barrel shift on output for user-specified precision. The Multiply ALU therefore has 4 data outputs, and 2 status outputs.

Microcode RAM

The Microcode RAM is a 32 entry by 60 bit RAM (1920 bits), containing the program for the ALU. The meaning of each of the microcode control bits is described here:

Bits	#	Descrip	tion						
	Bits								
0-5	6	Select	IN1	from	outputs	from	this	and	other
		ALUs							
6-11	6	Select	IN2	from	outputs	from	this	and	other
		ALUs							
12-17	6	Select	IN3	from	outputs	from	this	and	other

18-23 6 Select IN4 from outputs from this and other ALUs 24-25 2 Select OUT1 from 4 registers 26-27 2 Select OUT2 from 4 registers 28-29 2 Select register to write to [from 4 registers] 30 1 WriteEnable to register 0 = don't write 1 = write to specified register 31 1 Select AdderInput1 from [0, IN2] 32 1 Negate AdderInput1 33 1 Select RegisterInput from [0, IN1] 34-35 2 Select 16 bits from In3 00 = Low 8 bits (pads high 8 bits with 0) 01 = Low 16 bits 10 = Mid 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegate1[calculates 1-X] 0 = Negate low 8 bits only 1 = Negate all 16 bits 39 1 Select between MultiplyInput1 and 1-MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and +			ALUs		
ALUS 24-25 2 Select OUT1 from 4 registers 26-27 2 Select OUT2 from 4 registers 28-29 2 Select register to write to [from 4 registers] 30 1 WriteEnable to register	18-23	16			
26-27 2 Select OUT2 from 4 registers 28-29 2 Select register to write to [from 4 registers] 30 1 WriteEnable to register 0 = don't write 1 = write to specified register 31 1 Select AdderInput1 from [0, IN2] 32 1 Negate AdderInput1 33 1 Select RegisterInput from [0, IN1] 34-35 2 Select 16 bits from In3 00 = Low 8 bits (pads high 8 bits with 0) 01 = Low 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegatel(calculates 1-X) 0 = Negate low 8 bits only 1 = Negate all 16 bits 39 1 Select between MultiplyInput1 and 1-MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 = Unsigned * and + 1 = Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +)	10 23				
28-29 2 Select register to write to [from 4 registers] 30 1 WriteEnable to register	24-25	2	Select OUT1 from 4 registers		
28-29 2 Select register to write to [from 4 registers] 30 1 WriteEnable to register 0 = don't write 1 = write to specified register 31 1 Select AdderInput1 from [0, IN2] 32 1 Negate AdderInput1 33 1 Select RegisterInput from [0, IN1] 34-35 2 Select 16 bits from In3 00 = Low 8 bits (pads high 8 bits with 0) 01 = Low 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegate1(calculates 1-X) 0 = Negate low 8 bits only 1 = Negate all 16 bits 39 1 Select between MultiplyInput1 and 1-MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 = Unsigned * and + 41 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]	26-27	2	Select OUT2 from 4 registers		
registers] 30	28-29	2	Select register to write to [from 4		
0 = don't write 1 = write to specified register 31					
1 = write to specified register 31	30	1	WriteEnable to register		
1 Select AdderInput1 from [0, IN2] 32 1 Negate AdderInput1 33 1 Select RegisterInput from [0, IN1] 34-35 2 Select 16 bits from In3 00 = Low 8 bits (pads high 8 bits with 0) 01 = Low 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegate1[calculates 1-X] 0 = Negate low 8 bits only 1 = Negate all 16 bits 39 1 Select between MultiplyInput1 and 1-MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 = Unsigned * and + 1 = Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]			0 = don't write		
32			1 = write to specified register		
33 1 Select RegisterInput from [0, IN1] 34-35 2 Select 16 bits from In3 00 = Low 8 bits (pads high 8 bits with 0) 01 = Low 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegatel[calculates 1-X] 0 = Negate low 8 bits only 1 = Negate all 16 bits 39 1 Select between MultiplyInput1 and 1-MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 = Unsigned * and + 41 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]	31	1	Select AdderInput1 from [0, IN2]		
34-35 2 Select 16 bits from In3 00 = Low 8 bits (pads high 8 bits with 0) 01 = Low 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegate1[calculates 1-X] 0 = Negate low 8 bits only 1 = Negate all 16 bits 39 1 Select between MultiplyInput1 and 1-MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 = Unsigned * and + 41 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]	32	1	Negate AdderInput1		
00 = Low 8 bits (pads high 8 bits with 0) 01 = Low 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37	33	1	Select RegisterInput from [0, IN1]		
01 = Low 16 bits 10 = Mid 16 bits 11 = High 16 bits 36-37	34-35	2	Select 16 bits from In3		
10 = Mid 16 bits 11 = High 16 bits 36-37			00 = Low 8 bits (pads high 8 bits with 0)		
11 = High 16 bits 36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegate1[calculates 1-X]			01 = Low 16 bits		
36-37 2 Select 16 bits from In4 (see above for bit description) 38 1 BitsToNegate1[calculates 1-X]			10 = Mid 16 bits		
description) 38			11 = High 16 bits		
38	36-37	2	Select 16 bits from In4 (see above for bit		
0 = Negate low 8 bits only 1 = Negate all 16 bits 39 1 Select between MultiplyInput1 and 1- MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 = Unsigned * and + 41 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]			description)		
1 = Negate all 16 bits 39	38	1	BitsToNegate1[calculates 1-X]		
39 1 Select between MultiplyInput1 and 1- MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter]			0 = Negate low 8 bits only		
MultiplyInput1 40 1 Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 41 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]			1 = Negate all 16 bits		
Treat as Signed [input to +, *, and Barrel Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]	39	1	Select between MultiplyInput1 and 1-		
Shifter] 0 = Signed * and + 1 = Unsigned * and + 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]			MultiplyInput1		
0 = Signed * and + 1 = Unsigned * and + 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 1 Cin [input to +]	40	1	Treat as Signed [input to +, *, and Barrel		
1 = Unsigned * and + 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 1 Cin [input to +]			Shifter]		
41 1 Operation resolution [input only as output always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]			0 = Signed * and +		
always 32 bits] 0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]			1 = Unsigned * and +		
0 = 16 bits 1 = 8 bits 42 1 Cin [input to +]	41	1	Operation resolution [input only as output		
1 = 8 bits 42 1 Cin [input to +]			always 32 bits]		
42 1 Cin [input to +]			0 = 16 bits		
43 1 Limit to 0 min [input to +]	42	1			
	43	1	Limit to 0 min [input to +]		

44	1	<pre>WrapEnable[input to +]</pre>
		If set, addition is allowed to wrap.
		If clear, addition will ceiling and floor at
		appropriate value for the resolution and its
		signed/unsigned nature.
45	1	Direction for barrel shift [sign extended if
		signed]
	1	0 = left
		1 = right
46-48	3	#Bits to shift [input to Barrel Shifter]
		000 = 0
		001 = 1
	<u>.</u>	010 = 2
		011 = 3
		100 = 4
		101 = 5
1		110 = 8
		111 = 16
49-53	5	Select input status bit to compare against
	s.	(branch if equal)
	1	00000 - 11101 = select input status bit
	į	11110 = don't jump (address is next
		microcode word)
		11111 = always jump (regardless of status)
54	1	Value to compare status bit against (branch
		if matches)
55-59	5	Address to jump to (if branching)
	60	TOTAL

Logical ALU

5

As illustrated in Fig. 149, the Logical ALU allows simple logical operations such as AND, OR and XOR functions to be performed. It is specifically useful for preparing operands for interpolation, for merging separately created components of a number, and for bit testing in order to provide control to other units. Take for example, the case

of interpolation via lookup. Given an 8 bit number, the lookup may only use 4 bits, and leave the remaining 4 bits to provide the interpolation. The Logical ALU allows the remaining 4 bits to be isolated. The Logical ALU therefore has 2 data outputs and 1 status output.

Microcode RAM

The Microcode RAM is a 32 entry by 43 bit RAM (1376 bits), containing the program for the ALU. The meaning of each of the microcode control bits are described here:

10

5

Bits	#	Description		
	Bit	·		
	s			
0-5	6	Select IN1 from outputs from this and other		
		ALUs		
6-11	6	Select IN2 from outputs from this and other		
0-11	0	-		
		ALUs		
12-17	6	Select IN3 from outputs from this and other		
		ALUs		
18-19	2	Select OUT1 from 4 registers		
20-21	2	Select register to write to [from 4 registers]		
22	1	WriteEnable to register		
	;	0 = don't write		
		1 = write to specified register		
23	1	Negate IN1		
24	1	Negate IN2		
25-26	2	Select Logical Function		
1		00 = NOT(IN1)		
		01 = IN1 AND IN2		
]		10 = IN1 OR IN2		
	 	11 = IN1 XOR IN2		
27	1	Direction for barrel shift		
	:	0 = left		
		1 = right		
28	1	SignExtend [input to Barrel Shifter]		

T	- 	0 = no sign extend			
		1 = sign extend when shifting right			
29-31	3	#Bits to shift [input to Barrel Shifter]			
		000 = 0			
 		001 = 1			
		010 = 2			
		011 = 3			
		100 = 4			
		101 = 5			
		110 = 8			
		111 = 16			
32-36	5	Select input status bit to compare against			
		(branch if equal)			
		00000 - 11101 = select input status bit			
		11110 = don't jump (address is next microcode			
		word)			
		11111 = always jump (regardless of status)			
37	1	Value to compare status bit against (branch if			
		matches)			
38-42	5	Address to jump to (if branching)			
	43	TOTAL			

I/O Units 177

5

10

15

The I/O Units Block 177 is illustrated in further detail in Fig. 19 and consists of a number of types of address generators, each linked to a specific FIFO and the Cache Interface. The address generators are able to read and write data (specifically images in a variety of formats) as well as tables and simulated FIFOs in DRAM. They are customizable under software control, but cannot be microcoded.

The types of address generators are:

Read Image Iterators 190, used to iterate through pixels of an image in a variety of ways

Write Image Iterators 191, used to write pixels of an image in a variety of ways, and

Table I/O Units 192, used to randomly access pixels in images, data in tables, and to simulate FIFOs.

There are a total of:

5

25

30

35

- 5 Read Image Iterators 190, each connected to an 8 bit output FIFO
- 3 Write Image Iterators 191, each connected to an 8 bit input FIFO
- 4 Table I/O Units 192, each connected to a 16 bit output FIFO a 17 bit input FIFO
- 10 Each of the address generators is connected to one of the 7 Cache Interface ports (the 8th is reserved for the CPU). all FIFOs can be accessed by software as memory mapped I/O.

Interpolation using ALUs

15 Interpolation is heavily used in image creation by the ACP, from simple compositing through to tri-linear interpolation for colour space conversion. Interpolation is defined in one of two forms, with the value at fractional position f between A and B given by: A + (B-A)f, or as A(1-20 f) + fB.

Both forms reduce to the same implementation. Rather than have specific interpolation hardware, it is possible to microcode interpolation using the ALUs. Interpolation can be implemented in a variety of ways using different numbers of ALUs depending on the other functions required at the The following is a sample of interpolation same time. methods in the general sense only. The method of interpolation & hence number of ALUs required etc. described as required for each use of interpolation within the ACP.

Both forms can be reduced to the same implementation. Rather than have specific interpolation hardware, it is possible to microcode interpolation using the ALUs. It is therefore possible to set up a single Adder ALU and Multiply ALU to work in conjunction so that they effectively form a pipeline that produces the result of a single interpolation

every clock cycle after a 2 cycle setup delay). Sample microcode pseudocode for interpolation of a 1 dimensional data stream (given by Invalue) is:

		Adder ALU
Cycle	Multiply ALU	Adder ALO
1	A = Invalue	A = 0
2	Mult.Out1 = A	Out1 = A,
	Calculate f * Adder.Out1 +	B = Invalue - Mult.Out1
	Mult.Out1	
	B = Invalue	
3	Mult.Out1 = B	A = Invalue
	Calculate f * Adder.Out1 +	Goto 2
	Mult.Out1	
	Goto 2	

It is also possible to perform interpolation on data coming in as pairs of values in a single input stream. In this case we only need 1 Multiply ALU, there is a pipeline delay of 2 cycles, and the process takes 2 cycles on average.

Сус	Multiply ALU
le	
1	Acc = (1-f) * Invalue
2	Mult.Out1 = A
	Acc = Acc + (f * Invalue)
3	Mult.Out = Acc
	Acc = (1-f) * Invalue
	Goto 2

10

Pairs of data in 2 streams

If data is coming in as pairs of values from 2 input streams, we can get by with 1 Multiply ALU and 1 Adder ALU. In this case we can interpolate in 1 cycle on average.

15

Cycle	Multiply ALU	Adder ALU
1	A = Invalue	A = Invalue1 -

		Invalue2		
2	Mult.Out1 = A	Out1 = A ,		
	Calculate f *	B = Invalue1 -		
	Adder.Out1 + Mult.Out1	Invalue2		
	B = Invalue			
3	Mult.Out1 = B	Out1 = B,		
	Calculate f *	A = Invalue1 -		
	Adder.Out1 + Mult.Out1	Invalue2		
	A = Invalue	Goto 2		
	Goto 2			

Bi-linear interpolation

5

10

15

20

25

In bi-linear interpolation a total of 3 interpolations need to be performed:

- 2 interpolations between the 2 pairs of data
- 1 interpolation between the output of the 2 interpolations

If the data is coming in from a single stream, we can choose for optimizing for speed or ALU usage. If we wish to minimize ALU usage, we can perform 1 interpolation per 2 cycles using a single Multiply ALU. Thus the time required for the 3 interpolations is 6 cycles. Alternatively we can use 2 Multiply ALUs: perform the 2 interpolations in 4 cycles using 1 Multiply ALU, and perform the remaining interpolation in 2 cycles with the other Multiply ALU. Since the 2 Multiply ALUs work in parallel, the total time for tri-linear interpolation would be 4 cycles.

If the data is coming in from 2 streams, we can again optimize for speed or ALU usage. If we wish to minimize ALU usage, we can perform 1 interpolation per 2 cycles using a single Multiply ALU. Thus the time required for the 3 interpolations in a bi-linear interpolation is 6 cycles. We can also use 1 Multiply ALU with an Adder ALU (see Pairs of data in 2 streams, detailed above), giving 1 interpolation per cycle (on average) and hence 3 cycles for the bi-linear interpolation. Alternatively we can use 3 Multiply ALUs in

combination with 3 Adder ALUs to give an average throughput of 1 cycles.

Tri-linear interpolation

15

20

25

30

In tri-linear interpolation a total of 7 interpolations need to be performed:

- 4 interpolations, 1 between each of the 4 pairs of data
- 2 interpolations between the output of the 4 interpolations $% \left(1\right) =\left(1\right) \left(
- 1 interpolation between the output of the 2 10 interpolations

between optimizing for speed or ALU usage. If we wish to minimize ALU usage, we can perform 1 interpolation per 2 cycles using a single Multiply ALU. Thus the time required for the 7 interpolations in a tri-linear interpolation is 14 cycles. Alternatively, we can use 2 Multiply ALUs: perform the 4 interpolations in 8 cycles using 1 Multiply ALU, and perform the remaining 3 interpolations in 6 cycles using the other Multiply ALU. Since the 2 Multiply ALUs work in parallel, the total time for tri-linear interpolation would be 8 cycles.

If the data is coming in 2 streams, it is possible to again optimize for speed or ALU usage. If it is necessary to perform to is possible it usage, minimize ALU interpolation per 2 cycles using a single Multiply ALU. Thus the time required for the 7 interpolations in a tri-linear interpolation is 14 cycles. It is possible to also use 1 Multiply ALU with an Adder, giving 1 interpolation per cycle for the hence 7 cycles average) and interpolation. Alternatively we can use all 4 Multiply ALUs in combination with all 4 Adder ALUs to give an average throughput of 2 cycles.

Generation of Coordinates using VLIW Vector Processor

Some functions that are linked to Write Iterators require the X and Y coordinates of the current pixel being processed in part of the processing pipeline. Particular

processing may need to take place at the end of each row, or column being processed.

Each function requiring coordinates will have a different pixel calculation time, and as such will have slightly different timing for coordinate generation. However, The essence and ALU requirements will be the same in each instance, however.

Generate Sequential [X, Y]

5

10

When a process is processing pixels in sequential order according to the Sequential Read Iterator (or generating pixels and writing them out to a Sequential Write Iterator), the process as shown in Fig. 20 can be used to generate X, Y coordinates. One form of implementation is as shown in Fig. 21. The coordinate generator counts up to ImageWidth in the X ordinate, and once per ImageWidth pixels increments the Y ordinate. The following constants of Fig. 21 are set by software:

Constant	Value
K1	ImageWidth
K2	ImageHeight (optional)

The following registers are used to hold temporary 20 variables:

Variable	Value
Latch1	X (starts at 0 each line)
Latch2	Y (starts at 0)

The requirements are summarized as follows:

Requirements	*+	+	K	LU	Iterators
General	0	3/4	3/4	0	0
TOTAL	0	3/4	3/4	0	0

Generate Vertical Strip [X, Y]

25 The vertical strip generation process is as shown in Fig. 22 The coordinate generator simply counts up to ImageWidth in

the X ordinate, and once per ImageWidth pixels increments the Y ordinate. An actual implementation is as illustrated in Fig. 23, where the following constants are set by software:

Constant	Value
K1	32
K2	ImageWidth
K3	ImageHeight

The following registers are used to hold temporary variables:

Variable	Value
Latch1	StartX (starts at 0, and is incremented by 32
	once per vertical strip)
Latch2	Х
Latch3	EndX (starts at 32 and is incremented by 32
	to a maximum of ImageWidth) once per vertical
	strip)
Latch4	Y

The requirements are summarized as follows:

Requirements	*+	+	K	LU	Iterators
General	0	4	7	0	0
TOTAL	0	4	7	0	0

10 CPU Memory Decoder

5

15

20

The CPU Memory Decoder is a simple decoder for satisfying CPU data accesses. The Decoder translates data addresses into DRAM addresses (which then get passed on to the Cache Interface) or into internal ACP register accesses over the internal low speed bus. The CPU Memory Decoder allows for memory mapped I/O of ACP registers. A straightforward way of deciding is to use address bit 24. If bit 24 is clear, the address is in the lower 16 MB range, and hence can be directed to the Cache Interface to be satisfied from DRAM. In most cases the DRAM will only be 8

MB, but we allocate 16 MB to cater for a higher memory model Artcam. If bit 24 is set, the address represents an internal ACP register address. The address is translated into an access over the low speed bus to the requested component in the ACP.

Program Cache

A small cache is required for good performance. This requirement is mostly due to the use of a Rambus DRAM, which can provide high-speed data in bursts, but is inefficient for single byte accesses. 16 dedicated cache lines of 32 bytes each will achieve most of the performance gain over no cache, and limits the cache size to 512 bytes. The program cache gives increased performance for the CPU, and even allows small CPU functions to run completely from cache (and therefore simultaneously with VLIW processes). The Program Cache is a read only cache, taking its data from the DRAM Memory Interface. The data used by CPU programs comes through the CPU Memory Decoder and if the address is in DRAM, through the general Cache Interface.

20

25

30

35

5

10

15

Cache Interface

The ACP contains a dedicated CPU instruction cache and a general data cache interface. The CPU instruction cache is described in the previous chapter, while this chapter discusses the general data cache. In order to reduce effective memory latency, the ACP contains 128 cache lines. Each cache line is 32 bytes wide. Thus the total amount of data cache is 4096 bytes (4k). Each cache line has a 4 bit associated with it, thereby allowing group number the splitting of the caches into 16 different groups. The caching groups must be contiguous sets of cache lines.

All processor data requests use cache request group 0, and although the CPU can assign any number of cache lines (except none) to cache group 0, a minimum of 16 cache lines is recommended for good performance.

The other users of the cache interface - namely the

Artcard Interface, the Display Controller, and the VLIW request use cache must Processor Vector appropriately. The CPU is responsible for ensuring that a correct number of cache lines is assigned to each cache any given cycle, In given process. а for group simultaneous accesses of 32 bits (4 bytes) to the caches are permitted. Each access must be to a separate group of cache lines.

10 Serial Interfaces

USB serial port interface

This is a standard USB serial port, which is connected to the internal chip low speed bus, thereby allowing the CPU to control it.

15

20

25

30

35

5

Keyboard interface

This is a standard low-speed serial port, which is connected to the internal chip low speed bus, thereby allowing the CPU to control it. It is designed to be optionally connected to a keyboard to allow simple data input to customize prints.

Authentication chip serial interfaces

These are 2 standard low-speed serial ports, which are connected to the internal chip low speed bus, thereby allowing the CPU to control them..

The reason for having 2 ports is to connect to both the on-camera Authentication chip, and to the print-roll Authentication chip using separate lines. Only using 1 line may make it possible for a clone print-roll manufacturer to design a chip which, instead of generating an authentication code, tricks the camera into using the code generated by the authentication chip in the camera.

Parallel Interface

The parallel interface connects the ACP to individual static electrical signals. The following is a table of

connections to the parallel interface:

Connection	Direction	Pins
Paper transport stepper motor	Output	4
Artcard stepper motor	Output	4
Zoom stepper motor	Output	4
Guillotine solenoid	Output	1
Flash trigger	Output	1
Status LCD segment drivers	Output	7
Status LCD common drivers	Output	4
Artcard illumination LED	Output	1
Artcard status LED (red/green)	Input	2
Artcard sensor	Input	1
Paper pull sensor	Input	1
Orientation sensor	Input	2
Buttons	Input	4
Total		36

The CPU is able to control each of these connections as memory mapped I/O via the low speed bus.

Display Controller

10

15

20

Principles of Operation

When the "Take" button on an Artcam is half depressed, the TFT will display the current image from the image sensor (converted via a simple VLIW process). Once the Take button is fully depressed, the Taken Image is displayed.

When the user presses the Print button and image processing begins, the TFT is turned off. Once the image has been printed the TFT is turned on again.

Structural Overview

The Display Controller is used in those Artcam models that incorporate a flat panel display. An example display is a TFT LCD of resolution 240×160 pixels. The Display Controller has the following structure:

The Display Controller State Machine contains registers that control the timing of the Sync Generation, where the display image is to be taken from (in DRAM via the Cache Interface), and whether the TFT should be active or not (via TFT Enable) at the moment. The CPU can write to those registers via the low speed bus.

Displaying a 240 \times 160 pixel image on an RGB TFT requires 3 components per pixel. The image taken from DRAM is displayed via 3 DACs, one for each of the R, G, and B output signals.

At an image refresh rate of 30 frames per second (60 fields per second) the Display Controller requires data transfer rates of:

 $240 \times 160 \times 3 \times 30 = 3.5 MB \text{ per second}$

This data rate is low compared to the rest of the system. However it is high enough to cause VLIW programs to slow down during the intensive image processing. The general princliples of TFT operation should reflect this.

CPU Core (CPU)

5

10

20

30

35

The CPU core 72 can be any processor core with sufficient processing power to perform the required core calculations and control functions fast enough to met consumer expectations. Examples of suitable cores are:

MIPS R4000 core from LSI Logic

25 StrongARM core

The Artcam is deliberately designed so that the core processor 72 can be changed at any stage while maintaining complete compatibility. To use a different core, the Vark interpreter and camera control programs must be re-compiled for the new processor instruction set. This is a straightforward task if the Vark interpreter is written in a high level language (preferably C++) with no assembler.

The Vark language preferably makes no assumptions about the CPU, and is completely portable. Therefore any Artcards will work with any CPU cores which meet the performance specifications. As a result of this device independence, future Artcam models can take advantage of new processor cores as they are developed. Also, different ACP chip designs may be fabricated by different manufacturers, without the need to license or port the CPU core.

5 Program Cache 75

A small cache 75 is required for good performance. This requirement is mostly due to the use of a Rambus DRAM, which can provide high-speed data in bursts, but is inefficient for single byte accesses. 16 dedicated cache lines of 32 bytes each will achieve most of the performance gain over no cache, and limits the cache size to 512 bytes.

Data Cache 76

10

15

25

30

As with the program cache 75, a small cache 76 is required for good performance. This requirement is again mostly due to the use of a Rambus DRAM, which can provide high-speed data in bursts, but is inefficient for single byte accesses. 16 dedicated cache lines of 32 bytes each will achieve most of the performance gain over no cache, and limits the cache size to 512 bytes.

20 Image Sensor Interface (ISI) 83

The Image Sensor Interface (ISI) 83 takes data from the CCD and makes it available for storage in DRAM. The CCD can be is a 3:2 aspect ratio image sensor, typically 750 x 500, yielding 375K (8 bits per pixel). Fig. 24 illustrates the configuration of a single pixel.

As illustrated in simplified form in Fig.25, the ISI 83 includes a state machine that sends control information to the CCD 2 (Fig.2), including frame sync pulses and pixel clock pulses in order to read the image. Pixels are read from the CCD via a sub-ranging semi-flash DAC, and placed into the VLIW Input FIFO. The VLIW is then able to process and/or store the pixels, which are then available for processing and/or storage.

The ISI 83 is used in conjunction with a VLIW microcode program that stores the CCD image in DRAM. Processing occurs in 2 steps:

- 1. A small VLIW program reads the pixels from the FIFO 192 and writes them to the DRAM via a Sequential Write Iterator.
- 2. The CCD image in DRAM is rotated 90, 180 or 270 degrees according to the orientation of the camera when the photo was taken.

If the rotation is 0 degrees, then step 1 merely writes the CCD image out to the final CCD image location and step 2 is not performed. If the rotation is non-0 degrees, the image is written out to a temporary area (for example into 10 the print image memory area), and then rotated during step 2 into the final CCD image location. Step 1 is very simple microcode, taking data from the VLIW Input FIFO 192 and writing it to a Sequential Write Iterator. Step 2's rotation accomplished by using the accelerated Vark Affine 15 Transform function. The processing is performed in 2 steps in order to reduce design complexity and to re-use the Vark affine transform rotate logic already required for images. This is acceptable since both steps are completed in less than 0.03 seconds, a time imperceptible to the operator of 20 the Artcam. Even so, the read process is CCD speed bound, taking 0.02 seconds to read the full frame. The time taken to rotate the image can be 2 cycles per output pixel, which is 750,000 cycles, or 0.008 seconds. The total time for both stages is therefore 0.028 seconds. 25

The orientation will be important for converting between the CCD image and the internal format image, since the relative positioning of R, G, and B pixels changes with orientation. The processed image may also have to be rotated during the Print process in order to be in the correct orientation for printing.

On the optional 3D model of the Artcam there are 2 CCDs, with their inputs multiplexed to a single ISI (different microcode, but same ACP). If the CCD has a frame store both frames can be taken simultaneously, and then transferred to memory one at a time. If the CCD has a line

5

30

35

store, the frames can be transferred one line at a time in a multiplexed fashion.

Display Controller 88

5

10

15

20

25

30

35

The display controller 88 is used in those Artcam models that incorporate a flat panel display. An example display is a TFT LCD of resolution 240×160 pixels. This type of display would require a low data-rate.

When the "Take" button is half depressed, the TFT would display the current image from the image sensor. Once taken, the Taken Image would be displayed in its processed form.

Artcard Interface (AI) 87

The Artcard Interface (AI) 87 is responsible for taking an Artcard image from the Artcard Reader 34, and decoding it into the original data (usually a Vark script). Specifically, the AI 87 accepts signals from the Artcard scanner linear CCD 34, detects the bit pattern printed on the card, and converts the bit pattern into the original data, correcting read errors.

With no Artcard 9 inserted, the image printed from an Artcam 30 is simply the sensed Photo Image cleaned up by any standard image processing routines. The Artcard 9 is the means by which users are able to modify a photo before printing it out. By the simple task of inserting a specific Artcard 9 into an Artcam 30, a user is able to define complex image processing to be performed on the Photo Image. With no Artcard 30 inserted the Photo Image is processed in a standard way to create the Print Image.

When a single Artcard 9 is inserted into the Artcam, that Artcard's effect is applied to the Photo Image to generate the Print Image.

When the Artcard 9 is removed (ejected), the printed image reverts to the Photo Image processed in a standard way.

When the user presses the button to eject an Artcard, an event is placed in the event queue maintained by the operating system running on the ACP72. When the event is processed (for example after the current Print has

occurred), the following things occur:

5

10

20

30

35

If the current Artcard is valid, then the Print Image is marked as invalid and a 'Process Standard' event is placed in the event queue. When the event is eventually processed it will perform the standard image processing operations on the Photo Image to produce the Print Image. The motor is started to eject the Artcard and a time-specific 'Stop-Motor' Event is added to the event queue. Inserting an Artcard

When a user inserts an Artcard 9, the Artcard Sensor 49 detects it notifying the ACP72. This results in the software inserting an 'Artcard Inserted' event into the event queue. When the event is processed several things occur:

The current Artcard is marked as invalid (as opposed to 'none').

The Print Image is marked as invalid.

The Artcard motor 37 is started up to load the Artcard

The Artcard Interface 87 is instructed to read the

Artcard

The Artcard Interface 87 accepts signals from the Artcard scanner linear CCD 34, detects the bit pattern printed on the card, and corrects errors in the detected bit pattern, producing a valid Artcard data block in DRAM.

25 Reading Data from the Artcard CCD - General Considerations

As illustrated in Fig. 26, the Artcard 9 must be sampled at least at double the printed resolution to satisfy Nyquist's Theorem. In practice it is better to sample at a higher rate than this. Preferably, the pixels sampled at 3 times the resolution of a printed dot in each dimension, requiring 9 pixels to define a single dot eg 230. Thus if the resolution of the artcard 9 is 1600 dpi, and the resolution of the sensor 34 is 4800 dpi, then using a 50mm CCD image sensor results in 9450 pixels per column. Therefore if we require 2MB of dot data (at 9 pixels per dot) then this requires 2MB*8*9/9450 = 15,978 columns =

approximately 16,000 columns. Of course if a dot is not exactly aligned with the sampling CCD the worst and most likely case is that a dot will be sensed over a 16 pixel area (4x4) 231.

An Artcard 9 may be slightly warped due to heat damage, slightly rotated (up to, say 1 degree) due to differences in insertion into an Artcard reader, and can have slight differences in true data rate due to fluctuations in the speed of the reader motor 37. These changes will cause not columns of data from the card to be read corresponding columns of pixel data. As illustrated in Fig. 28, a 1 degree rotation in the Artcard 9 can cause the pixels from a column on the card to be read as pixels across 166 columns:

Finally, the Artcard 9 should be read in a reasonable amount of time with respect to the human operator. The data on the Artcard covers most of the Artcard surface, so we can limit our timing concerns to the Artcard data itself. A reading time of 1.5 seconds is adequate for Artcard reading.

The Artcard should be loaded in 1.5 seconds. Therefore all 16,000 columns of pixel data must be read from the CCD 34 in 1.5 second, i.e. 10,667 columns per second. Therefore the time available to read one column is 1/10667 seconds, or 93,747ns. Pixel data can be written to the DRAM 1 column at a time, completely independently from any processes that are reading the pixel data.

The time to write one column of data (9450/2 bytes since the reading can be 4 bits per pixel giving 2 x 4 bit pixels per byte) to DRAM is reduced by using 8 cache lines. If 4 lines were written out at one time, the 4 banks can be written to independently and thus overlap latency reduced. Thus the 4725 bytes can be written in 11,840ns (4725/128 * 320ns). Thus the time taken to write a given column's data to DRAM uses just under 13% of the available bandwidth.

35 Decoding an Artcard

5

10

15

20

25

30

A simple look at the data sizes shows the impossibility

of fitting the process into the 8MB of memory 33 if the entire Artcard pixel data (140 MB if each bit is read as a 3x3 array) as read by the linear CCD 34 is kept. For this reason, the reading of the linear CCD, decoding of the bitmap, and the un-bitmap process should take place in real-time (while the Artcard 9 is travelling past the linear CCD 34), and these processes must effectively work without having entire data stores available.

When an Artcard 9 is inserted, the old stored Print Image and any expanded Photo Image becomes invalid. The new Artcard 9 can contain directions for creating a new image based on the currently captured Photo Image. The old Print Image is invalid, and the area holding expanded Photo Image data and image pyramid is invalid, leaving more than 5MB that can be used as scratch memory during the read process. Strictly speaking, the 1MB area where the Artcard raw data is to be written can also be used as scratch data during the Artcard read process as long as by the time the final Reed-Solomon decode is to occur, that 1MB area is free again. The reading process described here does not make use of the extra 1MB area (except as a final destination for the data).

It should also be noted that the unscrambling process requires two sets of 2MB areas of memory since unscrambling cannot occur in place. Fortunately the 5MB scratch area contains enough space for this process.

Turning now to Fig. 27, there is shown a flowchart 220 of the steps necessary to decode the Artcard data. These steps include reading in the artcard 221, decoding the read data to produce corresponding encoded XORed scrambled bitmap data 223. Next a checkerboard XOR is applied to the data to produces encoded scrambled data 224. This data is then unscrambled 227 to produce data 225 before this data is subjected to Reed-Solomon decoding to produce the original raw data 226. Alternatively, unscrambling and XOR process can take place together, not requiring a separate pass of the data. Each of the above steps is discussed in further

5

10

15

20

25

30

detail hereinafter. The Artcard Interface, therefore, has 4 phases, the first 2 of which are time-critical, and must take place while pixel data is being read from the CCD:

Phase 1. Detect data area on Artcard

Phase 2. Detect bit pattern from Artcard based on CCD pixels, and write as bytes.

Phase 3. Descramble and XOR the byte-pattern

Phase 4. Decode data (Reed-Solomon decode)

Fig. 29 illustrates a timeline 240 of the pixel reading process and the four phases which are as follows:

Phase 1. As the Artcard 9 moves past the CCD 34 the AI must detect the start of the data area by robustly detecting special targets on the Artcard to the left of the data area. If these cannot be detected, the card is marked as invalid. The detection must occur in real-time, while the Artcard 9 is moving past the CCD 34.

Phase 2. Once the data area has been determined, the main read process begins, placing pixel data from the CCD into an 'Artcard data window', detecting bits from this window, assembling the detected bits into bytes, and constructing a byte-image in DRAM. This must all be done while the Artcard is moving past the CCD.

Phase 3. Once all the pixels have been read from the Artcard data area, the Artcard motor 37 can be stopped, and the byte image descrambled and XORed. Although not requiring real-time performance, the process should be fast enough not to annoy the human operator. The process must take 2 MB of scrambled bit-image and write the unscrambled/XORed bit-image to a separate 2MB image.

Phase 4. The final phase in the Artcard read process is the Reed-Solomon decoding process, where the 2MB bit-image is decoded into a 1MB valid Artcard data area. Again, while not requiring real-time performance it is still necessary to decode quickly with regard to the human operator. If the decode process is valid, the card is marked as valid. If the decode failed, any duplicates of data in the bit-image are

5

15

20

25

30

attempted to be decoded, a process that is repeated until success or until there are no more duplicate images of the data in the bit image.

The 4 phase process described requires 4.5 MB of DRAM. 2MB is reserved for Phase 2 output, and 0.5MB is reserved for scratch data during phases 1 and 2. The remaining 2MB of space can hold over 440 columns at 4725 byes per column. In practice, the pixel data being read is a few columns ahead of the phase 1 algorithm, and in the worst case, about 180 columns behind phase 2, comfortably inside the 440 column limit.

A description of the actual operation of each phase will now be provided in greater detail.

Phase 1 - Detect data area on Artcard

5

10

25

30

This phase is concerned with robustly detecting the lefthand side of the data area on the Artcard 9. Accurate detection of the data area is achieved by accurate detection of special targets printed on the left side of the card. These targets are especially designed to be easy to detect even if rotated up to 1 degree.

Turning to Fig.30, there is shown an enlargement of the left hand side of an Artcard 9. The side of the card is divided into 16 bands, eg with a target 241 located at the center of each band. The bands are logical in that there is no line 242 drawn to separate bands. Turning to Fig.31, there is shown a single target 241. The target 241, is a printed black square containing a single white dot. The idea is to detect firstly as many targets 241 as possible, and then to join at least 8 of the detected white-dot locations into a single logical straight line. If this can be done 243 is set, the data area is a fixed distance from this logical line. If it cannot be done, then the card is rejected as invalid.

Returning to Fig. 30, the height of the card 9 is 3150 dots. A target (Target0) 241 is placed a fixed distance of 24 dots away from the top left corner 244 of the data area

so that it falls well within the first of 16 equal sized regions 239 of 192 dots (576 pixels) with no target in the final pixel region of the card 9. The target 241 must be big enough to be easy to detect, yet be small enough not to go outside the height of the region if the card is rotated 1 degree. A suitable size for the target is a 31 \times 31 dot (93 \times 93 pixels) black square 241 with the white dot 242.

At the worst rotation of 1 degree, we get a 1 column shift every 57 pixels. Therefore in a 590 pixel sized band, we cannot place any part of our symbol in the top or bottom 12 pixels or so of the band or they could be detected in the wrong band at CCD read time if the card is worst case rotated.

Therefore, if the black part of the rectangle is 57 pixels high (19 dots) we can be sure that at least 9.5 black pixels will be read in the same column by the CCD (worst case is half the pixels are in one column and half in the next). To be sure of reading at least 10 black dots in the same column, we must have a height of 20 dots. To give room for erroneous detection on the edge of the start of the black dots, we increase the number of dots to 31, giving us 15 on either side of the white dot at the target's local coordinate (15, 15). 31 dots is 91 pixels, which at most suffers a 3 pixel shift in column, easily within the 576 pixel band.

Thus each target is a block of 31 x 31 dots (93 x 93 pixels) each with the composition:

15 columns of 31 black dots each (45 pixel width columns of 93 pixels).

1 column of 15 black dots (45 pixels) followed by 1 white dot (3 pixels) and then a further 15 black dots (45 pixels)

15 columns of 31 black dots each (45 pixel width columns of 93 pixels)

35 Detect targets

5

10

15

20

25

Targets are detected by reading columns of pixels, one

column at a time rather than by detecting dots. It is necessary to look within a given band for a number of columns consisting of large numbers of contiguous black pixels to build up the left side of a target. Next, it is expected to see a white region in the center of further black columns, and finally the black columns to the left of the target center.

Eight cache lines are required for good cache performance on the reading of the pixels. Each logical read fills 4 cache lines via 4 sub-reads while the other 4 cachelines are being used. This effectively uses up 13% of the available RDRAM bandwidth.

As illustrated in Fig.33, the detection mechanism FIFO for detecting the targets uses a filter 245, run-length encoder 246, and a FIFO 247 that requires special wiring of the top 3 elements (S1, S2, and S3) for random access.

The columns of input pixels are processed one at a time until either all the targets are found, or until a specified number of columns have been processed. To process a column the pixels are read from DRAM, passed through a filter 245 to detect a 0 or 1, and then run length encoded 246. The bit value and the number of contiguous bits of the same value are placed inFIFO FIFOthe FIFO 247. Each entry of the FIFO 249 is in 8 bits. 7 bits 50 to hold the run-length, and 1 bit 249 to hold the value of the bit detected.

The run-length encoder 246 only encodes contiguous pixels within a 576 pixel (192 dot) region.

The top 3 elements in the FIFO 247 can be accessed 252 in any random order. The run lengths (in pixels) of these entries are filtered into 3 values: short, medium, and long in accordance with the following table:

Short	Used to detect white dot. RunLength < 16
Medium	Used to detect runs of 16<= RunLength
	black above or below the < 48

5

10

15

20

25

*	white dot in the center
	of the target.
Long	Used to detect run RunLength >= 48
	lengths of black to the
	left and right of the
	center dot in the target.

Looking at the top three entries in the FIFO 247 there are 3 specific cases of interest:

Case 1	S1 = white long	We have detected a black		
	S2 = black long	column of the target to the		
	S3 = white	left of or to the right of		
	medium/long	the white center dot.		
Case 2	S1 = white long	If we've been processing a		
·	S2 = black	series of columns of Case		
	medium 1s, then we have probabl			
	S3 = white short detected the white dot in			
	Previous 8 this column. We know that			
	columns were	the next entry will be black		
	Case 1	(or it would have been		
		included in the white S3		
		entry), but the number of		
		black pixels is in question.		
		Need to verify by checking		
		after the next FIFO advance		
		(see Case 3).		
Case 3	Prev = Case 2	We have detected part of the		
	S3 = black med	white dot. We expect around		
		3 of these, and then some		
		more columns of Case 1.		

Preferably, the following information per region band is kept:

TargetDetected	1 bit
BlackDetectCount	4 bits
WhiteDetectCount	3 bits
PrevColumnStartP	15 bits
ixel	
TargetColumn	16 bits (15:1)
ordinate	
TargetRow	16 bits (15:1)
ordinate	
TOTAL	7 bytes (rounded to 8 bytes for easy addressing)

Given a total of 7 bytes, it makes address generation easier if the total is assumed to be 8 bytes. Thus 16 entries requires 16 * 8 = 128 bytes, which fits in 4 cache lines. The address range would be inside the scratch 0.5MB DRAM area since other phases make use of the remaining 4MB data area.

When beginning to process a given pixel column, the register value S2StartPixel 254 is reset to 0. As entries in the FIFO advance from S2 to S1, they are also added 255 to the existing S2StartPixel value, giving the exact pixel position of the run currently defined in S2. Looking at each of the 3 cases of interest in the FIFO, S2StartPixel can be used to determine the start of the black area of a target (Cases 1 and 2), and also the start of the white dot in the center of the target (Case 3). An algorithm for processing columns can be as follows:

1	TargetDetected[0-15] := 0
i	BlackDetectCount[0-15] := 0
	WhiteDetectCount[0-15] := 0
	TargetRow[0-15] := 0
	TargetColumn[0-15] := 0

5

10

	PrevColStartPixel[0-15] := 0
	CurrentColumn := 0
2	Do ProcessColumn
3	CurrentColumn++
4	<pre>If (CurrentColumn <= LastValidColumn)</pre>
	Goto 2

The steps involved in the processing a column (Process Column) are as follows:

5

The processing for each of the 3 (Process Cases) cases is as follows:

Case 1:

BlackDetectCount[target] < 8	Δ := ABS(S2StartPixel – PrevColStartPixel[Target])
OR	If (0<=D< 2)
<pre>WhiteDetectCount[Target] = 0</pre>	BlackDetectCount[Target]++ (max value =8)
	Else
	BlackDetectCount[Target] := 1
	WhiteDetectCount[Target] := 0
	EndIf
	PrevColStartPixel[Target] := S2StartPixel

BlackDetectCount[target] >= 8 WhiteDetectCount[Target] != 0	ColumnDetected[Target] := TRUE BitDetected = 1 PrevColStartPixel[Target] := S2StartPixel ColumnDetected[Target] := TRUE BitDetected = 1 TargetDetected[Target] := TRUE TargetColumn[Target] := CurrentColumn - 8 -
	(WhiteDetectCount[Target]/2)

Case 2:

5

No special processing is recorded except for setting the 'PrevCaseWasCase2' flag for identifying Case 3 (see Step 3 of processing a column described above) Case 3:

	If (WhiteDetectCount[Target] < 2)
>=	TargetRow[Target] = S2StartPixel +
ĺ	(S2RunLength/2)
	EndIf
	Δ := ABS(S2StartPixel – PrevColStartPixel[Target])
	If (0<=D< 2)
	WhiteDetectCount[Target]++
	Else
	WhiteDetectCount[Target] := 1
	Endlf
	PrevColStartPixel[Target] := S2StartPixel
	ThisColumnDetected := TRUE
	BitDetected = 0
	>=

At the end of processing a given column, a comparison is made of the current column to the maximum number of columns for target detection. If the number of columns allowed has been exceeded, then it is necessary to check how many targets have been found. If fewer than 8 have been

found, the card is considered invalid. Process targets

After the targets have been detected, they should be processed. All the targets may be available or merely some of them. Some targets may also have been erroneously detected.

This phase of processing is to determine a mathematical line that passes through the center of as many targets as possible. The more targets that the line passes through, the more confident the target position has been found. The limit is set to be 8 targets. If a line passes through at least 8 targets, then it is taken to be the right one.

It is alright to take a brute-force but straightforward approach since there is the time to do so (see below), and lowering complexity makes testing easier. It is necessary to determine the line between targets 0 and 1 (if both targets are considered valid) and then determine how many targets fall on this line. Then we determine the line between targets 0 and 2, and repeat the process. Eventually we do the same for the line between targets 1 and 2, 1 and 3 etc and finally for the line between targets 14 and 15. Assuming all the targets have been found, we need to perform 15+14+13+ ...= 90 sets of calculations (with each set of calculations requiring 16 tests = 1440 actual calculations), and choose the line which has the maximum number of targets found along the line. The algorithm for target location can be as follows:

TargetA := 0

5

10

15

20

25

30

MaxFound := 0

BestLine := 0

While (TargetA < 15)

If (TargetA is Valid)

TargetB:= TargetA + 1

While (TargetB<= 15)

35 If (TargetB is valid)

CurrentLine := line between TargetA and TargetB

TargetC := 0;

While (TargetC <= 15)

If (TargetC valid AND TargetC on line AB)

TargetsHit++

5 EndIf

If (TargetsHit > MaxFound)

MaxFound := TargetsHit

BestLine := CurrentLine

EndIf

10 TargetC++

EndWhile

EndIf

TargetB ++

EndWhile

15 EndIf

TargetA++

EndWhile

If (MaxFound < 8)</pre>

20 Card is Invalid

Else

25

30

Store expected centroids for rows based on BestLine EndIf

As illustrated in Fig. 33, in the algorithm above, to determine a CurrentLine 260 from Target A 261 and target B, it is necessary to calculate Δrow 264 & $\Delta column$ 265 between targets 261, 262, and the location of Target A. It is then possible to move from Target 0 to Target 1 etc by adding r and $\Delta column$. The found (if actually found) location of target N can be compared to the calculated expected position of Target N on the line, and if it falls within the tolerance, then Target N is determined to be on the line.

To calculate $\Delta row \& D$ column:

 Δ row = (rowTargetA - row _{TargetB)/(B-A)}

35 Δ column = (columnTargetA - columnTargetB)/(B-A)

Then we calculate the position of Target0:

 $row = rowTargetA - (A * \Delta row)$

5

10

15

20

25

35

 $column = columnTargetA - (A * \Delta column)$

And compare (row, column) against the actual rowTarget0 and columnTarget0. To move from one expected target to the next (e.g. from Target0 to Target1), we simply add Δ row and Δ column to row and column respectively. To check if each target is on the line, we must calculate the expected position of Target0, and then perform one add and one comparison for each target ordinate.

At the end of comparing all 16 targets against a maximum of 90 lines, the result is the best line through the valid targets. If that line passes through at least 8 targets (i.e. MaxFound >= 8), it can be said that enough targets have been found to form a line, and thus the card can be processed. If the best line passes through fewer than 8, then the card is considered invalid.

The resulting algorithm takes 180 divides to calculate Δ row and Δ column , 180 multiply/adds to calculate target0 position, and then 2880 adds/comparisons. The time we have to perform this processing is the time taken to read 36 columns of pixel data = 3,374,892ns. Not even accounting for the fact that an add takes less time than a divide, it is necessary to perform 3240 mathematical operations in 3,374,892ns. That gives approximately 1040ns per operation, or 104 cycles. The CPU can therefore safely perform the entire processing of targets, reducing complexity of design.

Update centroids based on data edge border and clockmarks

30 Step 0: Locate the data area

From Target 0 (241 of Fig.30) it is a predetermined fixed distance in rows and columns to the top left border 244 of the data area, and then a further 1 dot column to the vertical clock marks 273. So we use TargetA, Δ row and Δ column found in the previous stage (Δ row and Δ column

refer to distances between targets) to calculate the centroid or expected location for Target0 as described previously.

Since the fixed pixel offset from Target0 to the data area is related to the distance between targets (192 dots between targets, and 24 dots between Target0 and the data area 243), simply add Δ row/8 to Target0's centroid column coordinate (aspect ratio of dots is 1:1). Thus the top coordinate can be defined as:

10 columnDotColumnTop = columnTarget0 + (Δrow/8)
 rowDotColumnTop = rowTarget0 + (Δcolumn /8)

Next Δ row and Δ column are updated to give the number of pixels between dots in a single column (instead of between targets) by dividing them by the number of dots between targets:

 $\Delta row = \Delta row/192$

5

15

20

 Δ column = Δ column /192

We also set the currentColumn register (see Phase 2) to be -1 so that after step 2, when phase 2 begins, the currentColumn register will increment from -1 to 0.

Step 1: Write out the initial centroid deltas (D) and bit history

This simply involves writing setup information required for Phase 2.

25 This can be achieved by writing 0s to all the Δrow and Δcolumn entries for each row, and a bit history. The bit history is actually an expected bit history since it is known that to the left of the clock mark column 276 is a border column 277, and before that, a white area. The bit history therefore is 011, 010, 011, 010 etc.

Step 2: Update the centroids based on actual pixels read.

The bit history is set up in Step 1 according to the expected clock marks and data border. The actual centroids for each dot row can now be more accurately set (they were

initially 0) by comparing the expected data against the actual pixel values. The centroid updating mechanism is achieved by simply performing step 3 of Phase 2.

Phase 2 - Detect bit pattern from Artcard based on pixels read, and write as bytes.

Since a dot from the Artcard 9 requires a minimum of 9 sensed pixels over 3 columns to be represented, there is little point in performing dot detection calculations every sensed pixel column. It is better to average the time required for processing over the average dot occurrence, and thus make the most of the available processing time. This allows processing of a column of dots from an Artcard 9 in the time it takes to read 3 columns of data from the Artcard. Although the most likely case is that it takes 4 columns to represent a dot, the 4th column will be the last column of one dot and the first column of a next dot. Processing should therefore be limited to only 3 columns.

As the pixels from the CCD are written to the DRAM in 13% of the time available, 83% of the time is available for processing of 1 column of dots i.e. 83% of (93,747*3) = 83% of 281,241ns = 233,430ns.

In the available time, it is necessary to detect 3150 dots, and write their bit values into the raw data area of memory. The processing therefore requires the following steps:

For each column of dots on the Artcard:

Step 0: Advance to the next dot column

Step 1: Detect the top and bottom of an Artcard dot column (check clock marks)

30 Step 2: Process the dot column, detecting bits and storing them appropriately

Step 3: Update the centroids

Since we are processing the Artcard's logical dot columns, and these may shift over 165 pixels, the worst case is that we cannot process the first column until at least 165 columns have been read into DRAM. Phase 2 would

5

10

15

20

25

therefore finish the same amount of time after the read process had terminated. The worst case time is: 165 * 93,747ns = 15,468,255ns or 0.015 seconds.

Step 0: Advance to the next dot column

5

10

15

20

25

In order to advance to the next column of dots we add Δ row and Δ column to the dotColumnTop to give us the centroid of the dot at the top of the column. The first time we do this, we are currently at the clock marks column 276 to the left of the bit image, and so we advance to the first column of data. Since Δ row and Δ column refer to distance between dots within a column, to move between dot columns it is necessary to add Δ row to columndotColumnTop and Δ column to: rowdotColumnTop.

To keep track of what column number is being processed, register called number is recorded in а column the CurrentColumn. Every time the sensor advances to the next dot column it is necessary to increment the CurrentColumn incremented, is time it The first register. incremented from -1 to 0 (see Step 0 Phase 1). CurrentColumn register determines when to terminate the read process (when reaching maxColumns), and also is used to advance the DataOut Pointer to the next column of byte information once all 8 bits have been written to the byte (once every 8 dot columns). The lower 3 bits determin what bit we're up to within the current byte. It will be the same bit being written for the whole column.

Step 1: Detect the top and bottom of an Artcard dot column.

In order to process a dot column from an Artcard, it is necessary to detect the top and bottom of a column. The column should form a straight line between the top and bottom of the column (except for local warping etc). Initially dotColumnTop points to the clock mark column 276, we simply toggle the expected value, write it out into the bit history, and move on to step 2, whose first task will be

to add the Δ row and Δ column values to dotColumnTop to arrive at the first data dot of the column.

Step 2: Process an Artcard's dot column

Given the centroids of the top and bottom of a column in pixel coordinates the column should form a straight line between them, with possible minor variances due to warping etc.

Assuming the processing is to start at the top of a column (at the top centroid coordinate) and move down to the bottom of the column, subsequent expected dot centroids are given as:

 $rownext = row + \Delta row$

5

10

15

30

35

 $columnnext = column + \Delta column$

This gives us the address of the expected centroid for the next dot of the column. However to account for local warping and error we add another Δ row and Δ column based on the last time we found the dot in a given row. In this way we can account for small drifts that accumulate into a maximum drift of some percentage from the straight line joining the top of the column to the bottom. 20

We therefore keep 2 values for each row, but store them in separate tables since the row history is used in step 3 of this phase.

- * Δ row and Δ column (2 @ 4 bits each = 1 byte)
- 25 * row history (3 bits per row, 2 rows are stored per byte)

For each row we need to read a Δ row and Δ column determine the change to the centroid. The read process takes 5% of the bandwidth and 2 cache lines:

76*(3150/32) + 2*3150 = 13,824ns = 5% of bandwidth

Once the centroid has been determined, the pixels around the centroid need to be examined to detect the status of the dot and hence the value of the bit. In the worst case a dot covers a 4x4 pixel area. However, thanks to the fact that we are sampling at 3 times the resolution of the dot,

the number of pixels required to detect the status of the dot and hence the bit value is much less than this. We only require access to 3 columns of pixel columns at any one time.

In the worst case of pixel drift due to a 1% rotation, centroids will shift 1 column every 57 pixel rows, but since a dot is 3 pixels in diameter, a given column will be valid for 171 pixel rows (3*57). As a byte contains 2 pixels, the number of bytes valid in each buffered read (4 cache lines) will be a worst case of 86 (out of 128 read).

Once the bit has been detected it must be written out to DRAM. We store the bits from 8 columns as a set of contiguous bytes to minimise DRAM delay. Since all the bits from a given dot column will correspond to the next bit position in a data byte, we can read the old value for the byte, shift and OR in the new bit, and write the byte back.

The read / shift&OR / write process requires 2 cache lines.

We need to read and write the bit history for the given row as we update it. We only require 3 bits of history per row, allowing the storage of 2 rows of history in a single byte. The read / shift&OR / write process requires 2 cache lines.

The total bandwidth required for the bit detection and storage is summarized in the following table:

Read centroid Δ	5%
Read 3 columns of pixel data	198
Read/Write detected bits into byte buffer	10%
Read/Write bit history	5%
TOTAL	39%

Detecting a dot

5

10

15

The process of detecting the value of a dot (and hence the value of a bit) given a centroid is accomplished by examining 3 pixel values and getting the result from a is lookup table. The process fairly simple and is illustrated in Fig. 34. A dot 290 has a radius of 1.5 pixels. Therefore the pixel 291 that holds the centroid, regardless of the actual position of the centroid within that pixel, should be 100% of the dot's value. centroid is exactly in the center of the pixel 291, then the pixels above 292 & below 293 the centroid's pixel, as well as the pixels to the left 294 & right 295 of the centroid's pixel will contain a majority of the dot's value. further a centroid is away from the exact center of the pixel 295, the more likely that more than the center pixel will have 100% coverage by the dot.

Although Fig. 34 only shows centroids differing to the left and below the center, the same relationship obviously holds for centroids above and to the right of center. center. In Case 1, the centroid is exactly in the center of 20 the middle pixel 295. The center pixel 295 is completely covered by the dot, and the pixels above, below, left, and right are also well covered by the dot. In Case 2, the centroid is to the left of the center of the middle pixel The center pixel is still completely covered by the 25 dot, and the pixel 294 to the left of the center is now completely covered by the dot. The pixesl above 292 and below 293 are still well covered. In Case 3, the centroid is below the center of the middle pixel 291. The center pixel 291 is still completely covered by the dot 291, and 30 the pixel below center is now completely covered by the dot. The pixels left 294 and right 295 of center are still well covered. In Case 4, the centroid is left and below the center of the middle pixel. The center pixel 291 is still completely covered by the dot, and both the pixel to the 35 left of center 294 and the pixel below center 293 are completely covered by the dot.

5

10

The algorithm for updating the centroid uses the distance of the centroid from the center of the middle pixel 291 in order to select 3 representative pixels and thus decide the value of the dot:

Pixel 1: the pixel containing the centroid

5

15

25

30

Pixel 2: the pixel to the left of Pixel 1 if the centroid's X coordinate (column value) is $< \frac{1}{2}$, otherwise the pixel to the right of Pixel 1.

Pixel 3: the pixel above pixel 1 if the centroid's Y

10 coordinate (row value) is < ½, otherwise the pixel below

Pixel 1.

As shown in Fig.35, the value of each pixel is output to a precalculated lookup table 301. The 3 pixels are fed into a 12-bit lookup table, which outputs a single bit indicating the value of the dot - on or off. The lookup table 301 is constructed at chip definition time, and can be compiled into about 500 gates. The lookup table can be a simple threshold table, with the exception that the center pixel (Pixel 1) is weighted more heavily.

20 Step 3: Update the centroid Δs for each row in the column

The idea of the Δs processing is to use the previous bit history to generate a 'perfect' dot at the expected centroid location for each row in a current column. The actual pixels (from the CCD) are compared with the expected 'perfect' pixels. If the two match, then the actual centroid location must be exactly in the expected position, so the centroid Δs must be valid and not need updating. Otherwise a process of changing the centroid Δs needs to occur in order to best fit the expected centroid location to the actual data. The new centroid Δs will be used for processing the dot in the next column.

Updating the centroid Δs is done as a subsequent process from Step 2 for the following reasons:

35 to reduce complexity in design, so that it can be

performed as Step 2 of Phase 1 there is enough bandwidth remaining to allow it to allow reuse of DRAM buffers, and to ensure that all the data required for centroid updating is available at the start of the process without special pipelining.

The centroid Δ are processed as Δ column Δ row respectively to reduce complexity.

Although a given dot is 3 pixels in diameter, it is likely to occur in a 4x4 pixel area. However the edge of one dot will as a result be in the same pixel as the edge of the next dot. For this reason, centroid updating requires more than simply the information about a given single dot.

Fig.36 shows a single dot 310 from the previous column with a given centroid 311. In this example, the dot 310 extend Δ over 4 pixel columns 312-315 and in fact, part of the previous dot column's dot (coordinate = (Prevcolumn, Current Row) has entered the current column for the dot on the current row. If the dot in the current row and column was white, we would expect the rightmost pixel column 314 from the previous dot column to be a low value, since there is only the dot information from the previous column's dot (the current column's dot is white). From this we can see that the higher the pixel value is in this pixel column 315, the more the centroid should be to the right Of course, if the dot to the right was also black, we cannot adjust the centroid as we cannot get information sub-pixel. The same can be said for the dots to the left, above and below the dot at dot coordinates (PrevColumn, CurrentRow).

From this we can say that a maximum of 5 pixel columns and rows are required. It is possible to simplify the situation by taking the cases of row and column centroid Δs separately, treating them as the same problem, only rotated 90 degrees.

Taking the horizontal case first, it is necessary to change the column centroid Δs if the expected pixels don't

5

10

15

20

25

match the detected pixels. From the bit history, the value of the bits found for the Current Row in the current dot column, the previous dot column, and the (previous-1)th dot column are known. The expected centroid location is also known. Using these two pieces of information, it is possible to generate a 20 bit expected bit pattern should the read be 'perfect'. The 20 bit bit-pattern represents the expected for each of the 5 pixels across the horizontal dimension. The first nybble would represent the rightmost pixel of the leftmost dot. The next 3 nybbles represent the 3 pixels across the center of the dot 310 from the previous column, and the last nybble would be the leftmost pixel 317 of the rightmost dot (from the current column).

If the expected centroid is in the center of the pixel, we would expect a 20 bit pattern based on the following table:

Bit history	Expected pixels
000	00000
001	0000D
010	ODFDO
011	ODFDD
100	D0000
101	D000D
110	DDFD0
111	DDFDD

either 0 or D depending on whether the bit was a 0 or 1 respectively. The center three pixels are either 000 or DFD depending on whether the bit was a 0 or 1 respectively. These values are based on the physical area taken by a dot for a given pixel. Depending on the distance of the centroid from the exact center of the pixel, we would expect data shifted slightly, which really only affects the pixels either side of the center pixel. Since there are 16

5

10

possibilities, it is possible to divide the distance from the center by 16 and use that amount to shift the expected pixels.

Once the 20 bit 5 pixel expected value has been determined it can be compared against the actual pixels read. This can proceed by subtracting the expected pixels from the actual pixels read on a pixel by pixel basis, and finally adding the differences together to obtain a distance from the expecte Δ .

Turning to Fig.37, there is illustrated one form of implementation of the above algorithm which includes a look up table 320 which receives the bit history 322 and central fractional component 323 and outputs 324 the corresponding 20 bit number which is subtracted 321 from the central pixel input 326 to produce a pixel difference 327.

This process is carried out for the expected centroid and once for a shift of the centroid left and right by 1 amount in Δ column. The centroid with the smallest difference from the actual pixels is considered to be the 'winner' and the Δ column updated accordingly (which hopefully is 'no change'). As a result, a Δ column cannot change by more than 1 each dot column.

The process is repeated for the vertical pixels, and Δrow is consequentially updated.

There is a large amount of scope here for parallelism. Depending on the rate of the clock chosen for the ACP unit 31 these units can be placed in series (and thus the testing of 3 different Δ could occur in consecutive clock cycles), or in parallel where all 3 can be tested simultaneously. If the clock rate is fast enough, there is less need for parallelism.

Bandwidth utilization

5

20

25

30

It is necessary to read the old Δ of the Δ s, and to write them out again. This takes 10% of the bandwidth:

2 * (76(3150/32) + 2*3150) = 27,648ns = 10% of bandwidth

It is necessary to read the bit history for the given row as we update its Δs . Each byte contains 2 row's bit histories, thus taking 2.5% of the bandwidth:

 $5 \quad 76((3150/2)/32) + 2*(3150/2) = 4,085ns = 2.5% of bandwidth$

In the worst case of pixel drift due to a 1% rotation, centroids will shift 1 column every 57 pixel rows, but since a dot is 3 pixels in diameter, a given pixel column will be valid for 171 pixel rows (3*57). As a byte contains 2 pixels, the number of bytes valid in cached reads will be a worst case of 86 (out of 128 read). The worst case timing for 5 columns is therefore 31% bandwidth.

5 * (((9450/(128 * 2)) * 320) * 128/86) = 88, 112ns = 31% of bandwidth.

15 The total bandwidth required for the updating the centroid Δ is summarized in the following table:

Read/Write centroid Δ	10%
Read bit history	2.5%
Read 5 columns of pixel data	31%
TOTAL	43.5%

Summary of Bandwidth for Phase 2

10

20

The total bandwidth required for the phase 2 is summarized in the following table:

Step 0	0%
Step 1	0.5%
Step 2	39%
Step 3	43.5
-	.5
TOTAL	83%

The reading of the pixel data from the CCD occurs at

the same, and uses 13% of available bandwidth. This combines for a total of 96%.

Memory usage for Phase 2:

The 2MB bit-image DRAM area is read from and written to during Phase 2 processing. The 2MB pixel-data DRAM area is read.

The 0.5MB scratch DRAM area is used for storing row data, namely:

Centroid	array	24	bits	(]	6:8)	*	2	*	315	0	=
		18	3,900	bу	es						
Bit	History	3	bits	*	3150	en	tri	les	(2	рe	er
array		p?	yte) =	: 1	575 b	yte	s				

Phase 3 -Unscramble and XOR the raw data

Returning to Fig.28, the next step in decoding is to unscramble and XOR the raw data. The 2MB byte image, as taken from the Artcard, is in a scrambled XORed form. It must be unscrambled and re-XORed to retrieve the bit image necessary for the Reed Solomon decoder in phase 4.

Turning to Fig. 38, the unscrambling process 330 takes a 2MB scrambled byte image 331 and writes an unscrambled 2MB image 332. The process cannot reasonably be performed inplace, so 2 sets of 2MB areas are utilised. The scrambled data 331 is in symbol block order arranged in a 16x16 array, with symbol block 0 (334) having all the symbol 0's from all the code words in random order. Symbol block 1 has all the symbol 1's from all the code words in random order etc. Since there are only 255 symbols, the 256th symbol block is currently unused.

A linear feedback shift register is used to determine the relationship between the position within a symbol block eg. 334 and what code word eg. 355 it came from. This works as long as the same seed is used when generating the original Artcard images. The XOR of bytes from alternative source lines with 0xAA and 0x55 respectively is effectively

10

15

20

25

30

free (in time) since the bottleneck of time is waiting for the DRAM to be ready to read/write to non-sequential addresses.

The timing of the unscrambling XOR process is effectively 2MB of random byte-reads, and 2MB of random byte-writes i.e. 2 * (2MB * 76ns + 2MB * 2ns) = 327,155,712ns or approximately 0.33 seconds. This timing assumes no caching.

Phase 4 - Reed Solomon decode

5

10

20

25

30

35

This phase is a loop, iterating through copies of the data in the bit image, passing them to the Reed-Solomon decode module until either a successful decode is made or until there are no more copies to attempt decode from.

The Reed-Solomon decoder used is a core such as LSI Logic's L64712.

The L64712 has a throughput of 50Mbits per second (around 6.25MB per second), so the time is bound by the speed of the Reed-Solomon decoder rather than the 2MB read and 1 MB write memory access time (500MB/sec for sequential accesses). The time taken in the worst case is thus 2/6.25s = approximately 0.32 seconds.

Phase 5 Running the Vark script

The overall time taken to read the Artcard 9 and decode it is therefore approximately 2.15 seconds. The apparent delay to the user is actually only 0.65 seconds (the total of Phases 3 and 4), since the Artcard stops moving after 1.5 seconds.

Once the Artcard is loaded, the Artvark script must be interpreted. Rather than run the script immediately, the script is only run upon the pressing of the 'Print' button 13 (Fig.1). Time taken to run the script will vary depending on the complexity of the script, and must be taken into account for the perceived delay between pressing the print button and the actual print button and the actual printing.

Vark Accelerator 79

The Vark Accelerator (VA) 79 (Fig.3) is a digital processing system that accelerates computationally expensive Vark functions. The balance of functions performed in software by the CPU core 72, and in hardware by the Vark accelerator 79 which is implementation dependent. The goal of the VA 79 is to assist all Artcard styles to execute in a time that does not seem to slow to the user. As CPUs become faster and more powerful, the number of functions requiring hardware acceleration becomes less and less. The ACP has a microcoded ALU sub-system that allows general hardware speedup of the following time-critical functions.

- 1) Image access mechanisms for general software processing
- 2) Image convolver.
- 3) Data driven image warper
- 15 4) Image scaling

5

10

30

- 5) Image tessellation
- 6) Affine transform
- 7) Image compositor
- 8) Colour space transform
- 20 9) Histogram collector
 - 10) Illumination of the Image
 - 11) Brush stamper
 - 12) Histogram collector
 - 13) CCD image to internal image conversion
- 25 14) Construction of image pyramids (used by warper & for brushing)

The following table summarizes the time taken for each Vark operation if implemented in the ALU model. The method of implementing the function using the ALU model is described hereinafter.

Operation	Speed of	1500 * 1000	image
	Operation		
		1 channel	3 channels
Image composite	1 cycle per	0.015 s	0.045 s
	output pixel		

				, •
Image convolve	k/3 cycles per			
-	output pixel			Ì
	(k = kernel			l
	size)	0.045 s	0.135 s	
	3x3 convolve	0.125 s	0.375 s	
	5x5 convolve	0.245 s	0.735 s	١
	7x7 convolve			
Image warp	8 cycles per	0.120 s	0.360 s	
	pixel			
Histogram	2 cycles per	0.030 s	0.090 s	
collect	pixel			
Image	1/3 cycle per	0.005 s	0.015 s	
Tessellate	pixel			
Image sub-pixel	1 cycle per	-	_	
Translate	output pixel			
Color lookup	⅓ cycle per	0.008 s	0.023	
replace	pixel		\	
Color space	8 cycles per	0.120 s	0.360 s	
transform	pixel			
Convert CCI	4 cycles per	0.06 s	0.18 s	
image to	output pixel			
internal image	<u> </u>			
(including				
color convert 8	x			
scale)				
Construct image	e 1 cycle per	0.015 s	0.045 s	
pyramid	input pixel			
Scale	Maximum of:	0.010	s 0.045	S
	2 cycles per	r (minimum)	(minimum)	
	input pixel			
	2 cycles pe	r		
	output pixel			
	2 cycles pe	r		
	output pixe	1		
i i	(scaled in	X	1	

	only)		
- 661			
Affine	2 cycles per	0.03 s	0.09 s
transform	output pixel		
Brush	?		
rotate/translat			
e and composite			
Tile Image	4-8 cycles per	0.015 s to	0.060 s to
	output pixel	0.030 s	0.120 s to
			for 4
			channels
			(Lab,
			texture)
Illuminate	Cycles per		···
image	pixel	0.008 s	0.023 s
Ambient only	1/2	0.015 s	0.045 s
Directional	1	0.09 s	0.27 s
light	6	0.09 s	0.27 s
Directional	6	0.137 s	0.41 s
(bm)	9	0.137 s	0.41 s
Omni light	9	0.18 s	0.54 s
Omni (bm)	12		
Spotlight			
Spotlight			
(bm)		,	
(bm) =			
bumpmap			

For example, to convert a CCD image, collect histogram & perform lookup-colour replacement (for image enhancement) takes: 9+2+0.5 cycles per pixel, or 11.5 cycles. For a 1500 x 1000 image that is 172,500,000, or approximately 0.2 seconds per component, or 0.6 seconds for all 3 components. Add a simple warp, and the total comes to 0.6+0.36, almost 1 second.

Image Convolver

A convolve is a weighted average around a center pixel. The average may be a simple sum, a sum of absolute values, the absolute value of a sum, or sums truncated at 0.

The image convolver is a general-purpose convolver, allowing a variety of functions to be implemented by varying the values within a variable-sized coefficient kernel. The kernel sizes supported are 3x3, 5x5 and 7x7 only.

Turning now to Fig.39, there is illustrated 340 an example of the convolution process. The pixel component values fed into the convolver process 341 come from a Box Read Iterator 342. The Iterator 342 provides the image data row by row, and within each row, pixel by pixel. The output from the convolver 341 is sent to a Sequential Write Iterator 344, which stores the resultant image in a valid image format.

A Coefficient Kernel 346 is a lookup table in DRAM. The kernel is arranged with coefficients in the same order as the Box Read Iterator 342. Each coefficient entry is 8 bits. A simple Sequential Read Iterator can be used to index into the kernel 346 and thus provide the coefficients. It simulates an image with ImageWidth equal to the kernel size, and a Loop option is set so that the kernel would continuously be provided.

One form of implementation of the convolve process is as illustrated in Fig. 40. The following constants are set by software:

Constant	Value					
K1	Kernel	size	(9,	25,	or	49)

The control logic is used to count down the number of multiply/adds per pixel. When the count (accumulated in Latch2) reaches 0, the control signal generated is used to write out the current convolve value (from Latch1) and to reset the count. In this way, one control logic block can be used for a number of parallel convolve streams.

5

10

15

20

25

With 3 parallel streams the requirements are summarized as follows:

Requirements	*+	+	K	LU	Iterators
General (convolve kernel)	0	0	0	0	1
General (per convolve stream) 1	1	0	1	0	2
General (per convolve stream) 2	1	0	1	0	2
General (per convolve stream) 3	1	0	1	0	2
Control logic (one set required)	0	1	2	0	0
TOTAL	3	1	5	0	7

5

10

15

20

25

Each cycle the multiply ALU can perform one multiply/add to incorporate the appropriate part of a pixel. The number of cycles taken to sum up all the values is therefore the number of entries in the kernel. Since this is compute bound, it is appropriate to divide the image into multiple sections and process them in parallel.

On a 7x7 kernel, the time taken for each pixel is 49 cycles, or 490ns. Since each cache line holds 32 pixels, the time available for memory access is 12,740ns. ((32-7+1) x 490ns). The time taken to read 7 cache lines and write 1 is (8*140ns, all accesses to same DRAM worse case 1,120ns bank). Consequently it is possible to process up to 10 pixels in parallel given unlimited resources. limited number of ALUs it is possible to do at best 4 in parallel. The time taken to therefore perform convolution using a 7x7 kernel is 0.18375 seconds (1500*1000 * 490ns / 4 = 183,750,000ns).

On a 5x5 kernel, the time taken for each pixel is 25 cycles, or 250ns. Since each cache line holds 32 pixels, the time available for memory access is 7,000ns. ((32-5+1) x 250ns). The time taken to read 5 cache lines and write 1 is worse case 840ns (6 * 140ns, all accesses to same DRAM bank). Consequently it is possible to process up to 7 pixels in parallel given unlimited resources. Given a limited

number of ALUs it is possible to do at best 4. The time taken to therefore perform the convolution using a 5x5 kernel is 0.09375 seconds (1500*1000 * 250ns / 4 = 93,750,000ns).

Consequently each output pixel takes kernelsize/3 cycles to compute. The actual timings are summarized in the following table:

		m:	Time to
Kernel	Time taken to	Time to process	TIME
size	calculate	1 channel at	Process
	output pixel	1500x1000	3 channels at
			1500x1000
		0.045 seconds	0.135 seconds
3x3(9)	3 cycles	0.045 seconds	0.133 5030110
5x5 (25)	8 1/3 cycles	0.125 seconds	0.375 seconds
7x7 (49)	16 1/3 cycles	0.245 seconds	0.735 seconds
	<u> </u>		

20

25

5

10

15

Image Compositor

Compositing is to add a foreground image to a background image using a matte or a channel to govern the appropriate proportions of background and foreground in the final image. Two styles of compositing are preferably supported: regular compositing and associated compositing.

The rules for the two styles are:

Regular composite: new Value = Foreground + (Background - Foreground) a

Associated composite: new value = Foreground + (1-a) Background

The difference then, is that with associated compositing, the foreground has been pre-multiplied with the matte, while in regular compositing it has not. An example of the compositing process is as illustrated in Fig. 41.

The a channel has values from 0 to 255 corresponding to the range 0 to 1. Thus a regular composite is implemented as:

10 Regular Composite

5

15

20

25

30

A regular composite is implemented as:

Foreground + (Background - Foreground) * α / 255

The division by X/255 is approximated by 257X/65536. An implementation of the compositing process is shown in more detail in Fig. 42, where the following constant is set by software:

Constant	Value
K1	257

Since 4 Iterators are required, the composite process takes 1 cycle per pixel, with a utilization of only half of the ALUs. The composite process is only run on a single channel. To composite a 3-channel image with another, the compositor must be run 3 times, once for each channel.

The time taken to composite a full size single channel is $0.015s\ (1500\ *\ 1000\ *\ 1\ *\ 10ns)$, or $0.045s\ to$ composite all 3 channels.

To approximate a divide by 255 it is possible to multiply by 257 and then divide by 65536. It can also be achieved by a single add (256 * x + x) and ignoring (except for rounding purposes) the final 16 bits of the result.

As shown in Fig. 41, the compositor process requires 3 Sequential Read Iterators 351-353 and 1 Sequential Write Iterator 355, and is implemented as microcode using 1 Adder ALU in conjunction with a multiplier ALU. Composite time is 1 cycle (10ns) per-pixel. Different microcode is required for associated and regular compositing, although the average

time per pixel composite is the same.

The composite process is only run on a single channel. with another, 3-channel image one composite compositor must be run 3 times, once for each channel. As the a channel is the same for each composite, it must be read each time. However it should be noted that to transfer (read or write) 4×32 byte cache-lines in the best case takes 320ns. The pipeline gives an average of 1 cycle per pixel composite, taking 32 cycles or 320ns (at 100MHz) to composite the 32 pixels, so the a channel is effectively read for free. An entire channel can therefore be composited in:

1500/32 * 1000 * 320ns = 15,040,000ns = 0.015seconds.

The time taken to composite a full size 3 channel image is therefore 0.045 seconds.

Construct Image Pyramid

5

10

15

20

25

30

35

warping, tiling such as functions, Several brushing, require the average value of a given area of pixels. Rather than calculate the value for each area given, these functions preferably make use of an image pyramid. As illustrated in Fig. 42, an image pyramid 360 is effectively a multi-resolution pixelmap. The original image is а each dimension Sub-sampling by in 2:1 representation. This process image ¼ the original size. an produces continues until the entire image is represented by a single pixel.

An image pyramid is constructed from an original image, and consumes 1/3 of the size taken up by the original image (1/4 + 1/16 + 1/64 + ...). For an original image of 1500 x 1000 the corresponding image pyramid is approximately ½ MB

The image pyramid is constructed via a 3x3 convolve performed on 1 in 4 input image pixels advancing the center of the convolve kernel by 2 pixels each dimension. A 3x3 convolve results in higher accuracy than simply averaging 4 pixels, and has the added advantage that coordinates on different pyramid levels differ only by shifting 1 bit per

level.

The construction of an entire pyramid relies on a software loop that calls the pyramid level construction function once for each level of the pyramid.

The timing to produce 1 level of the pyramid is 9/4 * 1/4 of the resolution of the input image since we are generating an image 1/4 of the size of the original. Thus for a 1500×1000 image:

Timing to produce level 1 of pyramid = 9/4 * 750 * 50010 = 843, 750 cycles

Timing to produce level 2 of pyramid = 9/4 * 375 * 250 = 210, 938 cycles

Timing to produce level 3 of pyramid = 9/4 * 188 * 125 = 52, 735 cycles

15 Etc.

20

25

30

35

5

The total time is 3/4 cycle per original image pixel (image pyramid is 1/3 of original image size, and each pixel takes 9/4 cycles to be calculated, i.e. 1/3 * 9/4 = 3/4). In the case of a 1500 x 1000 image is 1,125,000 cycles (at 100MHz), or 0.011 seconds. This timing is for a single colour channel, 3 colour channels require 0.034 seconds processing time.

General Data Driven Image Warper

ACP 31 is able to carry out image warping manipulations of the input image. The principles of image warping are well-known in theory. One thorough text book reference on the process of warping is "Digital Image Warping" by George Wolberg published in 1990 by the IEEE Society Press, Los Alamitos, California. warping process utilises a warp map which forms part of the data fed in via artcard 9. The warp map can be arbritarily dimensioned in accordance with requirements and provides information of a mapping of input pixels to output pixels. Unfortunately, the utilisation of arbritarily sized warp maps presents a number of problems which must be solved by the image warper.

Turning to Fig 43, a warp map 365, having dimensions AxB comprises array values of a certain magnitude example 8 bit values from 0 - 255) which set out the coordinate of a theoretical input image which maps to the corresponding "theoretical" output image having the same 5 Unfortunately, any output image array coordinate indices. eg. 366 will have its own dimensions CxD which may further be totally different from an input image which may have its own dimensions ExF hence, it is necessary to facilitate the remapping of the warp map 365 so that it can be utilised for 10 output image 366 to determine, for each output pixel, the corresponding area or region of the input image 367 from which the output pixel colour data is to be constructed. Hence, for each output pixel in output image 366 it is necessary to first determine a corresponding warp map value 15 This may include the need to buy from warp map 365. linearly interpolate the surrounding warp map values when an output image pixel maps to a fractional position within warp The result of this process will give the map Table 365. location of an input image pixel in a "theoretical" image 20 which will be dimensioned by the size of each data value within the warp map 365. These values must be rescaled so as to map the theoretical image to the corresponding actual input image 367. In order to determine the actual value and output image 25

In order to determine the actual value and output image pixel should take so as to avoid aliasing effects, adjacent output image pixels should be examines to determine a region of input image pixels 367 which will contribute to the final output image pixel value. In this respect, the image pyramid is utilised as will become more apparent hereinafter.

The image warper performs several tasks in order to warp an image.

Scale the warp map to match the output image size.

35 Determine the span of the region of input image pixels represented in each output pixel.

30

Calculate the final output pixel value via tri-linear interpolation from the input image pyramid Scale warp map

As noted previously, in a data driven warp, there is the need for a warp map that describes, for each output pixel, the center of a corresponding input image map. Instead of having a single warp map as previously described, containing interleaved x and y value information, it is possible to treat the X and Y coordinates as separate channels.

Consequently, preferably there are two warp maps: an X warp map showing the warping of X coordinates, and a Y warp map, showing the warping of the Y coordinate. As noted previously, the warp map 365 can have a different spatial resolution than the image they being scaled (for example a 32 x 32 warp-map 365 may adequately describe a warp for a 1500 x 1000 image 366). In addition, the warp maps can be represented by 8 or 16 bit values that correspond to the size of the image being warped.

- There are several steps involved in producing points in the input image space from a given warp map:
 - 1. Determining the corresponding position in the warp map for the output pixel
- 2. Fetch the values from the warp map for the next step (this can require scaling in the resolution domain if the warp map is only 8 bit values)
 - 3. Bi-linear interpolation of the warp map to determine the actual value
- 4. Scaling the value to correspond to the input image domain

 The first step can be accomplished by multiplying the current X/Y coordinate in the output image by a scale factor (which can be different in X & Y). For example, if the output image was 1500 x 1000, and the warp map was 150 x 100, we scale both X & Y by 1/10.
- Fetching the values from the warp map requires access to 2 Lookup tables. One Lookup table indexes into the X

5

10

15

warp-map, and the other indexes into the Y warp-map. The lookup table either reads 8 or 16 bit entries from the lookup table, but always returns 16 bit values (clearing the high 8 bits if the original values are only 8 bits).

The next step in the pipeline is to bi-linearly interpolate the looked-up warpmap values.

Finally the result from the bi-linear interpolation is scaled to place it in the same domain as the image to be warped. Thus, if the warp map range was 0-255, we scale X by 1500/255, and Y by 1000/255.

The interpolation process is as illustrated in Fig. 44 with the following constants set by software:

Constant	Value
K1	Xscale (scales 0-ImageWidth to 0-WarpmapWidth)
K2	Yscale (scales 0-ImageHeight to 0-WarpmapHeight)
K3	XrangeScale (scales warpmap range (eg 0-255) to
	0-ImageWidth)
K4	YrangeScale (scales warpmap range (eg 0-255) to
	0-ImageHeight)

The following lookup table is used:

Tue Torr	Owing tookup co	
Lookup	Size	Details
LU1	WarpmapWidth	Warpmap lookup.
and	x	Given [X,Y] the 4 entries required
LU2	 WarpmapHeigh	for bi-linear interpolation are
	l t	returned. Even if entries are only 8
		bit, they are returned as 16 bit
l		(high 8 bits 0).
		Transfer time is 4 entries at 2
		bytes per entry.
		Total time is 8 cycles as 2 lookups
		are used.

Span calculation

15

5

10

The points from the warp map 365 locate centers of pixel regions in the input image 367. The distance between input image pixels of adjacent output image pixels will

indicate the size of the regions, and this distance can be approximated via a span calculation.

Turning to Fig. 45, for a given current point in the warp map P1. The previous point on the same line is called P0, and the previous line's point at the same position is called P2. We determine the absolute distance in X & Y between P1 and P0, and between P1 and P2. The maximum distance in X or Y becomes the span which will be a square approximation of the actual shape.

Preferably, the points are processed in a vertical strip output order, PO is the previous point on the same line within a strip, and when P1 is the first point on line within a strip, then PO refers to the last point in the previous strip's corresponding line. P2 is the previous line's point in the same strip, so it can be kept in a 32-entry history buffer. The basic of the calculate span process are as illustrated in Fig. 46 with the details of the process as illustrated in Fig. 47.

The following DRAM FIFO is used:

Lookup	Size	Details
FIFO1	8 ImageWidth	P2 history/lookup (both X & Y
	bytes.	in same FIFO)
	[ImageWidth x 2	P1 is put into the FIFO and
	entries at 32	taken out again at the same
	bits per entry]	pixel on the following row as
		P2.
	·	Transfer time is 4 cycles
		(2 \times 32 bits, with 1 cycle per
		16 bits)

20

25

5

10

15

Since a 32 bit precision span history is kept, in the case of a 1500 pixel wide image being warped 12,000 bytes temporary storage is required.

Calculation of the span 364 uses 2 Adder ALUs (1 for span calculation, 1 for looping and counting for P0 and P2 histories) takes 7 cycles as follows:

Cycle	Action
1	A = ABS(P1x - P2x)
	Store Plx in P2x history
2	B = ABS(P1x - P0x)
	Store Plx in POx history
3	A = MAX(A, B)
4	B = ABS(P1y - P2y)
	Store Ply in P2y history
5	A = MAX(A, B)
6	B = ABS(P1y - P0y)
	Store Ply in POy history
7	A = MAX(A, B)

The history buffers 365, 366 are cached DRAM. The 'Previous Line' (for P2 history) buffer 366 is 32 entries of span-precision. The 'Previous Point' (for P0 history). Buffer 365 requires 1 register that is used most of the time (for calculation of points 1 to 31 of a line in a strip), and a DRAM buffered set of history values to be used in the calculation of point 0 in a strip's line.

32 bit precision in span history requires 4 cache lines to hold P2 history, and 2 for P0 history. P0's history is only written and read out once every 8 lines of 32 pixels to a temporary storage space of (ImageHeight*4) bytes. Thus a 1500 pixel high image being warped requires 6000 bytes temporary storage, and a total of 6 cache lines.

Tri-linear interpolation

5

10

15

20

Having determined the center and span of the area from the input image to be averaged, the final part of the warp process is to determine the value of the output pixel. Since a single output pixel could theoretically be represented by the entire input image, it is potentially too time-consuming to actually read and average the specific area of the input image contributing to the output pixel. Instead, it is possible to approximate the pixel value by using an image

pyramid of the input image.

5

If the span is 1 or less, it is necessary only to read the original image's pixels around the given coordinate, and perform bi-linear interpolation. If the span is greater than 1, we must read two appropriate levels of the image pyramid and perform tri-linear interpolation. Performing linear interpolation between two levels of the image pyramid is not strictly correct, but gives acceptable results (it errs on the side of blurring the resultant image).

Turning to Fig.48, generally speaking, for a given span 's', it is necessary to read image pyramid levels given by ln2s 370 and ln2s+1 371. Ln2s is simply decoding the highest set bit of s. We must bi-linear interpolate to determine the value for the pixel value on each of the two levels 370,371 of the pyramid, and then interpolate between

As shown in Fig.49, it is necessary to first interpolate in X and Y for each pyramid level before interpolating between the pyramid levels to obtain a final output value 373.

20 The image pyramid address mode issued to generate addresses for pixel coordinates at (x, y) on pyramid level s & s+1. Each level of the image pyramid contains pixels sequential in x. Hence, reads in x are likely to be cache hits.

Reasonable cache coherence can be obtained as local regions in the output image are typically locally coherent in the input image (perhaps at a different scale however, but coherent within the scale). Since it is not possible to know the relationship between the input and output images, we ensure that output pixels are written in a vertical strip (via a Vertical-Strip Iterator) in order to best make use of cache coherence.

Tri-linear interpolation can be completed in as few as 2 cycles on average using all 4 multiply ALUs and all 4 adder ALUs as a pipeline and assuming no memory access required. But since all the interpolation values are derived

35

from the image pyramids, interpolation speed is completely dependent on cache coherence (not to mention the other units are busy doing warp-map scaling and span calculations). As many cache lines as possible should therefore be available to the image-pyramid reading. The best speed will be 8 cycles, using 2 Multiply ALUs (see the chapter on ALUs for a discussion on different algorithms for tri-linear interpolation).

The output pixels are written out to the DRAM via a Vertical-Strip Write Iterator that uses 2 cache lines. The speed is therefore limited to a minimum of 8 cycles per output pixel. If the scaling of the warp map requires 8 or fewer cycles, then the overall speed will be unchanged. Otherwise the throughput is the time taken to scale the warp map. In most cases the warp map will be scaled up to match the size of the photo.

Assuming a warp map that requires 8 or fewer cycles per pixel to scale, the time taken to convert a single colour component of image is therefore 0.12s (1500 * 1000 * 8 cycles * 10ns per cycle).

Histogram Collector

5

10

15

20

25

30

35

The histogram collector is a microcode program that takes an image channel as input, and produces a histogram as output. Each of a channel's pixels has a value in the range 0-255. Consequently there are 256 entries in the histogram table, each entry 32 bits - large enough to contain a count of an entire 1500x1000 image.

As shown in Fig.50, since the histogram represents a summary of the entire image, a Sequential Read Iterator 378 is sufficient for the input. The histogram itself can be completely cached, requiring 32 cache lines (1K).

The microcode has two passes: an initialization pass which sets all the counts to zero, and then a "count" stage that increments the appropriate counter for each pixel read from the image.

The first stage requires the Address Unit and a single

Adder ALU, with the address of the histogram table 377 for initializing.

Relative	Address Unit	Adder Unit 1
Microcode	A = Base address of	
Address	histogram	
0	Write 0 to	Out1 = A
	A + (Adder1.Out1 <<	A = A - 1
	2)	BNZ 0
1	Rest of processing	Rest of processing

5 The second stage processes the actual pixels from the image, and uses 4 Adder ALUs:

	Adder	Adder 2	Adder 3	Adder 4	Address Unit
	1				
1	A = 0			A = -1	
2	Out1 =	A =	A =	A = A + 1	Out1 = Read 4
BZ	A	Adder1.Out1	Adr.Out1		bytes from: (A +
2	A =	Z = pixel -			(Adder1.Out1 <<
	pixel	Adder1.Out1			2))
3		Out1 = A	Out1 = A	Out1 = A	Write Adder4.Out1
				A =	to: (A + (Adder
				Adder3.Ou	2.Out << 2)
				t1	
4					Write Adder4.Out1
					to: (A + (Adder
					2.Out << 2)
					Flush caches

The Zero flag from Adder2 cycle 2 is used to stay at microcode address 2 for as long as the input pixel is the same. When it changes, the new count is written out in microcode address 3, and processing resumes at microcode address 2. Microcode address 4 is used at the end, when there are no more pixels to be read.

Stage 1 takes 256 cycles, or 2560ns. Stage 2 varies according to the values of the pixels. The worst case time for lookup table replacement is 2 cycles per image pixel if every pixel is not the same as its neighbor. The time taken for a single colour lookup is 0.03s (1500 x 1000 x 2 cycle per pixel x 10ns per cycle = 30,000,000ns). The time taken for 3 colour components is 3 times this amount, or 0.09s. There is no speed gain by combining the

Color Transform
Color transformation is achieved in two main ways:

Lookup table replacement

Color space conversion

Lookup Table Replacement

5

15

20

25

The input image is processed simultaneously in two halves to make effective use of memory bandwidth. The process is as indicated in Fig. 51 and

As illustrated in Fig.51, one of the simplest ways to transform the colour of a pixel is to encode an arbitrarily complex transform function into a lookup table 380. component colour value of the pixel is used to lookup 381 the new component value of the pixel. For each pixel read from a Sequential Read Iterator, its new value is read from the New Colour Table 380, and written to a Sequential Write processed be image can input The 383. Iterator simultaneously in two halves to make effective use of memory bandwidth. The following lookup table is used:

ICII.		10110	
Look	tup	Size	Details
LU1		256	Replacement[X]
		entries	Table indexed by the 8 highest
		8 bits per	significant bits of X.
		entry	Resultant 8 bits treated as
		1	fixed point 0:8
1		1	

The total process requires 2 Sequential Read Iterators and 2 Sequential Write iterators. The 2 New Colour Tables require 8 cache lines each to hold the 256 bytes (256)

entries of 1 byte).

The average time for lookup table replacement is therefore $\frac{1}{2}$ cycle per image pixel. The time taken for a single colour lookup is 0.0075s (1500 x 1000 x $\frac{1}{2}$ cycle per pixel x 10ns per cycle = 7,500,000ns). The time taken for 3 colour components is 3 times this amount, or 0.0225s. Each colour component has to be processed one after the other under control of software.

Colour Space Conversion

10

15

20

25

Colour Space conversion is only required when moving between colour spaces. The CCD images are captured in RGB colour space, and printing occurs in CMY colour space, while clients of the ACP 31 likely process images in the Lab colour space. All of the input colour space channels are typically required as input to determine each output channel's component value. Thus the logical process is as illustrated 385 in Fig.52.

Simply, conversion between Lab, RGB, and CMY is fairly straightforward. However the individual colour profile of a particular device can vary considerably. Consequently, to allow future CCDs, inks, and printers, the ACP 31 performs colour space conversion by means of tri-linear interpolation from colour space conversion lookup tables.

Colour coherence tends to be area based rather than line based. To aid cache coherence during tri-linear interpolation lookups, it is best to process an image in vertical strips. Thus the read 386-388 and write 389 iterators would be Vertical-Strip Iterators.

Tri-linear colour space conversion

30 For each output colour component, a single 3D table mapping the input colour space to the output colour component is required. For example, to convert CCD images from RGB to Lab, 3 tables calibrated to the physical characteristics of the CCD are required:

35 RGB->L

RGB->a

RGB->b

To convert from Lab to CMY, 3 tables calibrated to the physical characteristics of the ink/printer are required:

Lab->C

5 Lab->M

10

20

25

Lab->Y

The 8-bit input colour components are treated as fixed-point numbers (3:5) in order to index into the conversion tables. The 3 bits of integer give the index, and the 5 bits of fraction are used for interpolation. Since 3 bits gives 8 values, 3 dimensions gives 512 entries (8 x 8 x 8). The size of each entry is 1 byte, requiring 512 bytes per table.

The Convert Color Space process can therefore be implemented as shown in Fig. 53 and the following lookup table is used:

Lookup	Size	Details
LU1	8 x 8 x 8	Convert[X, Y, Z]
	entries	Table indexed by the 3 highest bits
	512 entries	of X , Y , and Z .
	8 bits per	8 entries returned from Tri-linear
	entry	index address unit
		Resultant 8 bits treated as fixed
		point 8:0
		Transfer time is 8 entries at 1 byte
		per entry
		1 interpolation between

Tri-linear interpolation returns interpolation between 8 values. Each 8 bit value takes 1 cycle to be returned from the lookup, for a total of 8 cycles. The tri-linear interpolation also takes 8 cycles when 2 Multiply ALUs are used per cycle. General tri-linear interpolation information is given in the ALU section of this document. The 512 bytes for the lookup table fits in 16 cache lines.

The time taken to convert a single colour component of image is therefore 0.105s (1500 * 1000 * 7 cycles * 10ns per cycle). To convert 3 components takes 0.415s. Fortunately

the colour space conversion for printout takes place on the fly during printout itself, so is not a perceived delay.

If colour components are converted separately, they must not overwrite their input colour space components since all colour components from the input colour space are required for converting each component.

Since only 1 multiply unit is used to perform the interpolation, it is alternatively possible to do the entire Lab->CMY conversion as a single pass. This would require 3 Vertical-Strip Read Iterators, 3 Vertical-Strip Write Iterators, and access to 3 conversion tables simultaneously. In that case, it is possible to write back onto the input image and thus use no extra memory. However, access to 3 conversion tables equals 1/3 of the caching for each, that could lead to high latency for the overall process.

Affine Transform

5

10

15

20

25

30

35

Prior to compositing an image with a photo, it may be necessary to rotate, scale and translate it. If the image is only being translated, it can be faster to use a direct subpixel translation function. However, rotation, scale-up and translation can all be incorporated into a single affine transform.

A general affine transform can be included as an accelerated function. Affine transforms are limited to 2D, and if scaling down, input images should be pre-scaled via the Scale function. Having a general affine transform function allows an output image to be constructed one block at a time, and can reduce the time taken to perform a number of transformations on an image since all can be applied at the same time.

A transformation matrix needs to be supplied by the client - the matrix should be the inverse matrix of the transformation desired i.e. applying the matrix to the output pixel coordinate will give the input coordinate.

A 2D matrix is usually represented as a 3 x 3 array: Since the 3rd column is always[0, 0, 1] clients do not need to specify it. Clients instead specify a, b, c, d, e, and f.

Given a coordinate in the output image (x, y) whose top left pixel coordinate is given as (0, 0), the input coordinate is specified by: (ax + cy + e, bx + dy + f). Once the input coordinate is determined, the input image is sampled to arrive at the pixel value. Bi-linear interpolation of input image pixels is used to determine the value of the pixel at the calculated coordinate.

Once the input coordinate is determined, the input image is sampled to arrive at the pixel value by bi-linear interpolation. Since affine transforms preserve parallel lines, images are processed in output vertical strips of 32 pixels wide for best average input image cache coherence.

3 Multiply ALUs are required to perform the bi-linear interpolation in 2 cycles. Multiply ALUs 1 and 2 do linear interpolation in X for lines Y and Y+1 respectively, and Multiply ALU 3 does linear interpolation in Y between the values output by Multiply ALUs 1 and 2.

As we move to the right across an output line in X, 2 Adder ALUs calculate the actual input image coordinates by adding 'a' to the current X value, and 'b' to the current Y value respectively. When we advance to the next line (either the next line in a vertical strip after processing a maximum of 32 pixels, or to the first line in a new vertical strip) we update X and Y to pre-calculated start coordinate values constants for the given block

The process for calculating an input coordinate is given in Fig. 54 where the following constants are set by software:

e:	
Consta	Value
nt	
K1	С
K2	а
К3	е

5

10

15

20

25

30

K4	b
K5	d
K6	f

Calculate Pixel

5

10

15

20

Once we have the input image coordinates, the input image must be sampled. A lookup table is used to return the values at the specified coordinates in readiness for bilinear interpolation. The basic process is as indicated in Fig. 55 and the following lookup table is used:

Lookup	Size	Details
LU1	Image	Bilinear Image lookup [X, Y]
	width	Table indexed by the integer part of X and
	by	Υ.
	Image	4 entries returned from Bilinear index
	height	address unit, 2 per cycle.
	8 bits	Each 8 bit entry treated as fixed point
	per	8:0
	entry	Transfer time is 2 cycles (2 16 bit
		entries in FIFO hold the 4 8 bit entries)

The affine transform requires all 4 Multiply Units and all 4 Adder ALUs, and with good cache coherence can perform an affine transform with an average of 2 cycles per output pixel. This timing assumes good cache coherence, which is true for non-skewed images. Worst case timings are severely skewed images, which meaningful Vark scripts are unlikely to contain.

The time taken to transform a 128 \times 128 image is therefore 0.00033 seconds (32,768 cycles). If this is a clip image with 4 channels (including a channel), the total time taken is 0.00131 seconds (131,072 cycles).

A Vertical-Strip Write Iterator is required to output the pixels. No Read Iterator is required. However, since the affine transform accelerator is bound by time taken to access input image pixels, as many cache lines as possible should be allocated to the read of pixels from the input image. At least 32 should be available, and preferably 64 or more.

Scaling

5

10

15

Scaling is essentially a re-sampling of an image. Scale up of an image can be performed using the Affine Transform function. Generalized scaling of an image, including scale down, is performed by the hardware accelerated Scale function. Scaling is performed independently in X and Y, so different scale factors can be used in each dimension.

The generalized scale unit must match the Affine Transform scale function in terms of registration. The generalized scaling process is as illustrated in Fig. 56. The scale in X is accomplished by Fant's resampling algorithm as illustrated in Fig. 57.

Where the following constants are set by software:

Constant	Value
K1	Number of input pixels that contribute to an
	output pixel in X
K2	1/K1

The following registers are used to hold temporary variables:

variables.		
Variable	Value	
Latch1	Amount of input pixel remaining unused (starts	
	at 1 and decrements)	
Latch2	Amount of input pixels remaining to contribute	
	to current output pixel (starts at K1 and	
	decrements)	
Latch3	Next pixel (in X)	
Latch4	Current pixel	
Latch5	Accumulator for output pixel (unscaled)	
Latch6	Pixel Scaled in X (output)	

The Scale in Y process is illustrated in Fig. 58 and is also

accomplished by a slightly altered version of Fant's resampling algorithm to account for processing in order of X pixels. The implementation is shown here:

5 Where the following constants are set by software:

Constant	Value	
K1	Number of input pixels that contribute to a output pixel in Y	an
K2	1/K1	

The following registers are used to hold temporary variables:

Variable	Value	
Latch1	Amount of input pixel remaining unused (starts at 1 and decrements)	
	·	
Latch2	Amount of input pixels remaining to contribute to	
	current output pixel (starts at K1 and	
	decrements)	
Latch3	Next pixel (in Y)	
Latch4	Current pixel	
Latch5	Pixel Scaled in Y (output)	

10 The following DRAM FIFOs are used:

Lookup	Size	Details
FIFO1	ImageWidthOUT	1 row of image pixels
	entries	already scaled in X
	8 bits per entry	1 cycle transfer time
FIFO2	ImageWidthOUT	1 row of image pixels
	entries	already scaled in X
	16 bits per entry	2 cycles transfer time (1
		byte per cycle)

Tessellate Image

Tessellation of an image is a form of tiling. It

involves copying a specially designed "tile" multiple times horizontally and vertically into a second (usually larger) image space. When tessellated, the small tile forms a seamless picture. One example of this is a small tile of a section of a brick wall. It is designed so that when tessellated, it forms a full brick wall. Note that there is no scaling or sub-pixel translation involved in tessellation.

The most cache-coherent way to perform tessellation is to output the image sequentially line by line, and to repeat the same line of the input image for the duration of the line. When we finish the line, the input image must also advance to the next line (and repeat it multiple times across the output line).

An overview of the tessellation function is illustrated in Fig.59:

The Sequential Read Iterator 392 is set up to continuously read a single line of the input tile (StartLine would be 0 and EndLine would be 1). Each input pixel is written to all 3 of the Write Iterators 393-395. A counter 397 in an Adder ALU counts down the number of pixels in an output line, terminating the sequence at the end of the line.

At the end of processing a line, a small software routine updates the Sequential Read Iterator's StartLine & EndLine registers before restarting the microcode and the Sequential Read Iterator (which clears the FIFO and repeats line 2 of the tile). The Write Iterators 393-395 are not updated, and simply keep on writing out to their respective parts of the output image.

The net effect is that the tile has one line repeated across an output line, and then the tile is repeated vertically too.

This process does not fully use the memory bandwidth since we get good cache coherence in the input image, but it does allow the tessellation to function with tiles of any

5

10

20

25

30

35

size. The process uses 1 Adder ALU. If the 3 Write Iterators 393-395 each write to 1/3 of the image (breaking the image on tile sized boundaries), then the entire tessellation process takes place at an average speed of 1/3 cycle per output image pixel. For an image of 1500×1000 , this equates to .005 seconds (5,000,000ns).

Sub-pixel Translator

5

10

25

30

35

Before compositing an image with a background, it may be necessary to translate it by a sub-pixel amount in both X and Y. Sub-pixel transforms can increase an image's size by 1 pixel in each dimension. The value of the region outside the image can be client determined, such as a constant value (e.g. black), or edge pixel replication. Typically it will be better to use black.

The sub-pixel translation process is as illustrated in Fig. 60. Sub-pixel translation in a given dimension is defined by:

Pixelout = Pixelin * (1-Translation) + Pixelin-1 *
Translation

20 It can also be represented as a form of interpolation:
 Pixelout = Pixelin-1 + (Pixelin - Pixelin-1)*
 Translation

Implementation of a single (on average) cycle interpolation engine using a single Multiply ALU and a single Adder ALU in conjunction is straightforward. Subpixel translation in both X & Y requires 2 interpolation engines.

In order to sub-pixel translate in Y, 2 Sequential Read Iterators 400, 401 are required (one is reading a line ahead of the other from the same image), and a single Sequential Write Iterator 403 is required.

The first interpolation engine (interpolation in Y) accepts pairs of data from 2 streams, and linearly interpolates between them. The second interpolation engine (interpolation in X) accepts its data as a single 1 dimensional stream and linearly interpolates between values.

Both engines interpolate in 1 cycle on average. Descriptions of interpolators and example microcode for the engines can be found in the ALU section of this document.

Each interpolation engine 405, 406 is capable of performing the sub-pixel translation in 1 cycle per output pixel on average. The overall time is therefore 1 cycle per output pixel, with requirements of 2 Multiply ALUs and 2 Adder ALUs.

The time taken to output 32 pixels from the sub-pixel translate function is on average 320ns (32 cycles). This is enough time for 4 full cache-line accesses to DRAM, so the use of 3 Sequential Iterators is well within timing limits.

The total time taken to sub-pixel translate an image is therefore 1 cycle per pixel of the output image. A typical image to be sub-pixel translated is a tile of size 128 * 128. The output image size is 129 * 129. The process takes 129 * 129 * 10ns = 166,410ns.

The Image Tiler function also makes use of the subpixel translation algorithm, but does not require the writing out of the sub-pixel-translated data, but rather processes it further.

Image Tiler

5

10

15

20

25

30

35

The high level algorithm for tiling an image is carried out in software. Once the placement of the tile has been must be tile coloured appropriate determined, the composited. The actual compositing of each tile onto an image is carried out in hardware via the microcoded ALUs. Compositing a tile involves both a texture application and a colour application to a background image. In some cases it is desirable to compare the actual amount of texture added to the background in relation to the intended amount of texture, and use this to scale the colour being applied. In these cases the texture must be applied first.

Since colour application functionality and texture application functionality are somewhat independent, they are separated into sub-functions.

The number of cycles per 4-channel tile composite for the different texture styles and colouring styles is summarized in the following table:

	Constant	Pixel
	colour	colour
Replace texture	4	4.75
25% background + tile texture	4	4.75
Average height algorithm	5	5.75
Average height algorithm with	5.75	6.5
feedback		

5

10

20

Tile Colouring and Compositing

A tile is set to have either a constant colour (for the whole tile), or takes each pixel value from an input image. Both of these cases may also have feedback from a texturing stage to scale the opacity (similar to thinning paint).

The steps for the 4 cases can be summarized as: Sub-pixel translate the tile's opacity values,

Optionally scale the tile's opacity (if feedback from texture application is enabled).

Determine the colour of the pixel (constant or from an image map).

Composite the pixel onto the background image.

Each of the 4 cases is treated separately, in order to minimize the time taken to perform the function. The summary of time per colour compositing style for a single colour channel is described in the following table:

Tiling color style	No	Feedback
	feedback	from
	from	texture
	texture	(cycles
	(cycles	per
·	per	pixel)
·	pixel)	
	i e	1

Tile has constan	t color per	1	2
pixel			
Tile has per p	pixel color	1.25	2
from input image			

Constant colour

5

10

15

20

25

30

In this case, the tile has a constant colour, determined by software. While the ACP 31 is placing down one tile, the software can be determining the placement and colouring of the next tile.

The colour of the tile can be determined by bi-linear interpolation into a scaled version of the image being tiled. The scaled version of the image can be created and stored in place of the image pyramid, and needs only to be performed once per entire tile operation. If the tile size is 128 x 128, then the image can be scaled down by 128:1 in each dimension.

Without feedback

When there is no feedback from the texturing of a tile, the tile is simply placed at the specified coordinates. The tile colour is used for each pixel's colour, and the opacity for the composite comes from the tile's sub-pixel translated opacity channel. In this case colour channels and the texture channel can be processed completely independently between tiling passes.

The overview of the process is illustrated in Fig.61. Sub-pixel translation 410 of a tile can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. The output from the sub-pixel translation is the mask to be used in compositing 411 the constant tile colour 412 with the background image from background sequential Read Iterator 41.

Compositing can be performed using 1 Multiply ALU and 1 Adder ALU in an average time of 1 cycle per composite.

Requirements are therefore 3 Multiply ALUs and 3 Adder ALUs. 4 Sequential Iterators 413-416 are required, taking

320ns to read or write their contents. With an average number of cycles of 1 per pixel to sub-pixel translate and composite, there is sufficient time to read and write the buffers.

5 With feedback

10

15

20

25

30

35

When there is feedback from the texturing of a tile, the tile is placed at the specified coordinates. The tile colour is used for each pixel's colour, and the opacity for the composite comes from the tile's sub-pixel translated opacity channel scaled by the feedback parameter. Thus the texture values must be calculated before the colour value is applied.

The overview of the process is illustrated in Fig.62. Sub-pixel translation of a tile can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. The output from the sub-pixel translation is the mask to be scaled according to the feedback read from the Feedback Sequential Read Iterator 420. The feedback is passed it to a Scaler (1 Multiply ALU) 421.

Compositing 422 can be performed using 1 Multiply ALU and 1 Adder ALU in an average time of 1 cycle per composite.

Requirements are therefore all 4 Multiply ALUs and all 4 Adder ALUs. Although the entire process can be accomplished in 1 cycle on average, the bottleneck is the memory access, since 5 Sequential Iterators are required. With sufficient buffering, the average time is 1.25 cycles per pixel.

Colour from Input Image

One way of colouring pixels in a tile is to take the colour from pixels in an input image. Again, there are two possibilities for compositing: with and without feedback from the texturing.

Without feedback

In this case, the tile colour simply comes from the relative pixel in the input image. The opacity for compositing comes from the tile's opacity channel sub-pixel

shifted.

5

10

15

20

25

35

The overview of the process is illustrated in Fig.63. Sub-pixel translation 425 of a tile can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. The output from the sub-pixel translation is the mask to be used in compositing 426 the tile's pixel colour (read from the input image 428) with the background image 429.

Compositing 426 can be performed using 1 Multiply ALU and 1 Adder ALU in an average time of 1 cycle per composite.

Requirements are therefore 3 Multiply ALUs and 3 Adder ALUs. Although the entire process can be accomplished in 1 cycle on average, the bottleneck is the memory access, since 5 Sequential Iterators are required. With sufficient buffering, the average time is 1.25 cycles per pixel.

With feedback

In this case, the tile colour still comes from the relative pixel in the input image, but the opacity for compositing is affected by the relative amount of texture height actually applied during the texturing pass. This process is as illustrated in Fig. 64.

Sub-pixel translation 431 of a tile can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. The output from the sub-pixel translation is the mask to be scaled 431 according to the feedback read from the Feedback Sequential Read Iterator 432. The feedback is passed to a Scaler (1 Multiply ALU) 431.

Compositing 434 can be performed using 1 Multiply ALU and 1 Adder ALU in an average time of 1 cycle per composite.

Requirements are therefore all 4 Multiply ALUs and 3 Adder ALUs. Although the entire process can be accomplished in 1 cycle on average, the bottleneck is the memory access, since 6 Sequential Iterators are required. With sufficient buffering, the average time is 1.5 cycles per pixel.

Tile Texturing

Each tile has a surface texture defined by its texture channel. The texture must be sub-pixel translated and then applied to the output image. There are 3 styles of texture compositing:

Replace texture

5

15

20

25

25% background + tile's texture

Average height algorithm

In addition, the Average height algorithm can save feedback parameters for colour compositing.

The time taken per texture compositing style is summarized in the following table:

Tiling colour style	Cycles	Cycles
	per	per
	pixel	pixel
	(no	(feedbac
	feedback	k from
	from	texture)
	texture)	
Replace texture	1	_
25% background + tile	1	-
texture value		
Average height algorithm	2	2

Replace texture

In this instance, the texture from the tile replaces the texture channel of the image, as illustrated in Fig.65. Sub-pixel translation 436 of a tile's texture can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. The output from this sub-pixel translation is fed directly to the Sequential Write Iterator 437.

The time taken for replace texture compositing is 1 cycle per pixel. Note that there is no feedback, since 100% of the texture value is always applied to the background. There is therefore no requirement for processing the

channels in any particular order.

25% Background + Tile's Texture

5

10

15

20

25

30

35

In this instance, the texture from the tile is added to 25% of the existing texture value. The new value must be greater than or equal to the original value. In addition, the new texture value must be clipped at 255 since the texture channel is only 8 bits. The process utilised is illustrated in Fig.66.

Sub-pixel translation 440 of a tile's texture can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. The output from this sub-pixel translation 440 is fed to an adder 441 where it is added to 4 442 of the background texture value. Min and Max functions 444 are provided by the 2 adders not used for sub-pixel translation and the output written to a Sequential Write Iterator 445.

The time taken for this style of texture compositing is 1 cycle per pixel. There is no feedback, since 100% of the texture value is considered to have been applied to the background (even if clipping at 255 occurred). There is therefore no requirement for processing the channels in any particular order.

Average height algorithm

In this texture application algorithm, the average height under the tile is computed, and each pixel's height is compared to the average height. If the pixel's height is less than the average, the stroke height is added to the background height. If the pixel's height is greater than or equal to the average, then the stroke height is added to the average height. Thus background peaks thin the stroke. The height is constrained to increase by a minimum amount to prevent the background from thinning the stroke application to 0 (the minimum amount can be 0 however). The height is also clipped at 255 due to the 8-bit resolution of the texture channel.

There can be feedback of the difference in texture

applied versus the expected amount applied. The feedback amount can be used as a scale factor in the application of the tile's colour.

In both cases, the average texture is provided by software, calculated by performing a bi-level interpolation on a scaled version of the texture map. Software would determine the next tile's average texture height while the current tile is being applied. Software must also provide the minimum thickness for addition, which is typically constant for the entire tiling process.

Without feedback

5

10

15

20

25

30

With no feedback, the texture is simply applied to the background texture, as shown in Fig. 67.

4 Sequential Iterators are required, which means that if the process can be pipelined for 1 cycle, the memory is fast enough to keep up.

Sub-pixel translation 450 of a tile's texture can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. Each Min & Max function 451,452 requires a separate Adder ALU in order to complete the entire operation in 1 cycle. Since 2 are already used by the sub-pixel translation of the texture, there are not enough remaining for a 1 cycle average time.

The average time for processing 1 pixel's texture is therefore 2 cycles. Note that there is no feedback, and hence the colour channel order of compositing is irrelevant. With feedback

This is conceptually the same as the case without feedback, except that in addition to the standard processing of the texture application algorithm, it is necessary to also record the proportion of the texture actually applied. The proportion can be used as a scale factor for subsequent compositing of the tile's colour onto the background image. A flow diagram is illustrated in Fig.68.

35 The following lookup table is used:

Lookup	Size	Details

LU1	LZJU GIICITC	1/N
	16 bits per	Table indexed by N (range 0-255)
	entry	Resultant 16 bits treated as fixed
		point 0:16
<u> </u>		the software provided 1/N

Each of the 256 entries in the software provided 1/N table 460 is 16 bits, thus requiring 16 cache lines to hold continuously.

Sub-pixel translation 461 of a tile's texture can be accomplished using 2 Multiply ALUs and 2 Adder ALUs in an average time of 1 cycle per output pixel. Each Min 462 & Max 463 function requires a separate Adder ALU in order to complete the entire operation in 1 cycle. Since 2 are already used by the sub-pixel translation of the texture, there are not enough remaining for a 1 cycle average time.

The average time for processing 1 pixel's texture is therefore 2 cycles. Sufficient space must be allocated for the feedback data area (a tile sized image channel). The texture must be applied before the tile's colour is applied, since the feedback is used in scaling the tile's opacity. CCD Image Interpolator

Images obtained from the CCD via the ISI 83 (Fig.3) are 750 x 500 pixels. When the image is captured via the ISI, the orientation of the camera is used to rotate the pixels by 0, 90, 180, or 270 degrees so that the top of the image corresponds to 'up'. Since every pixel only has an R, G, or B colour component (rather than all 3), the fact that these have been rotated must be taken into account when interpreting the pixel values. Depending on the orientation of the camera, each 2x2 pixel block has one of the configurations illustrated in Fig.69:

Several processes need to be performed on the CCD captured image in order to transform it into a useful form for processing:

Up-interpolation of low-sample rate colour components in CCD image (interpreting correct orientation of pixels)

Colour conversion from RGB to the internal colour space

5

10

15

20

25

30

Scaling of the internal space image from 750 \times 500 to 1500 \times 1000.

Writing out the image in a planar format

5

10

15

20

25

30

35

The entire channel of an image is required to be available at the same time in order to allow warping. In a low memory model (8MB), there is only enough space to hold a single channel at full resolution as a temporary object. Thus the colour conversion is to a single colour channel. The limiting factor on the process is the colour conversion, as it involves tri-linear interpolation from RGB to the internal colour space, a process that takes 0.026ns per channel (750 x 500 x 7 cycles per pixel x 10ns per cycle = 26,250,000ns).

It is important to perform the colour conversion before scaling of the internal colour space image as this reduces the number of pixels scaled (and hence the overall process time) by a factor of 4.

The requirements for all of the transformations do not fit in the ALU scheme. The transformations are therefore broken into two phases:

Phase 1: Up-interpolation of low-sample rate colour components in CCD image (interpreting correct orientation of pixels)

Colour conversion from RGB to the internal colour space Writing out the image in a planar format

Phase 2: Scaling of the internal space image from 750×500 to 1500×1000

Separating out the scale function implies that the small colour converted image must be in memory at the same time as the large one. The output from Phase 1 (0.5 MB) can be safely written to the memory area usually kept for the image pyramid (1 MB). The output from Phase 2 can be the general expanded CCD image. Separation of the scaling also allows the scaling to be accomplished by the Affine Transform, and also allows for a different CCD resolution that may not be a simple 1:2 expansion.

Phase 1: Up-interpolation of low-sample rate colour components.

Each of the 3 colour components (R, G, and B) needs to be up interpolated in order for colour conversion to take place for a given pixel. We have 7 cycles to perform the interpolation per pixel since the colour conversion takes 7 cycles.

straightforward is G Interpolation of illustrated in Fig.53. Depending on orientation, the actual pixel value G alternates between odd pixels on odd lines & even pixels on even lines, and odd pixels on even lines & cases, In both lines. odd on pixels interpolation is all that is required. Interpolation of R and B components as illustrated in Fig.71 and 72, is more complicated, since in the horizontal and vertical directions As can be seen from the diagrams, access to 3 rows of pixels simultaneously is required, so 3 Sequential Read Iterators are required, each one offset by a single row. In addition, we have access to the previous pixel on the same row via a latch for each row.

Each pixel therefore contains one component from the CCD, and the other 2 up-interpolated. When one component is being bi-linearly interpolated, the other is being linearly interpolated. Since the interpolation factor is a constant 0.5, interpolation can be calculated by an add and a shift 1 bit right (in 1 cycle), and bi-linear interpolation of factor 0.5 can be calculated by 3 adds and a shift 2 bits right (3 cycles). The total number of cycles required is therefore 4, using a single multiply ALU.

Fig. 73 illustrates the case for rotation 0 even line even pixel (EL, EP), and odd line odd pixel (OL, OP) and Fig. 74 illustrates the case for rotation 0 even line odd pixel (EL, OP), and odd line even pixel (OL, EP). The other rotations are simply different forms of these two expressions.

5

10

15

20

25

30

35

Color conversion

Color space conversion from RGB to Lab is achieved using the same method as that described in the general Color Space Convert function, a process that takes 8 cycles per pixel. Phase 1 processing can be described with reference to Fig. 75.

The up-interpolate of the RGB takes 4 cycles (1 Multiply ALU), but the conversion of the color space takes 8 cycles per pixel (2 Multiply ALUs) due to the lookup transfer time.

Phase 2

5

10

15

35

Scaling the image

This phase is concerned with up-interpolating the image from the CCD resolution (750×500) to the working photo resolution (1500×1000) . Scaling is accomplished by running the Affine transform with a scale of 1:2. The timing of a general affine transform is 2 cycles per output pixel, which in this case means an elapsed scaling time of 0.03 seconds. Timing Summary

20 Illuminate Image

Once an image has been processed, it can be illuminated by one or more light sources. Light sources can be:

- 1. Directional is infinitely distant so it casts parallel
 light in a single direction
- 25 2. Omni casts unfocused lights in all directions.
 - 3. Spot casts a focused beam of light at a specific target point. There is a cone and penumbra associated with a spotlight.

The scene may also have an associated bump-map to cause reflection angles to vary. Ambient light is also optionally present in an illuminated scene.

In this description of accelerated illumination, we are concerned with illuminating one image channel by a single light source. Multiple light sources can be applied to a single image channel as multiple passes: one pass per light

source. Multiple channels can be processed one at a time with or without a bump-map.

The viewing vector V is always perpendicular to the image plane.

The normal surface vector (N) at a pixel is computed from the bump-map if present. The default normal vector, in the absence of a bump-map, is perpendicular to the image plane i.e. N = [0, 0, 1].

The viewing vector V is always perpendicular to the image plane i.e. V = [0, 0, 1].

For a directional light source, the light source vector (L) from a pixel to the light source is constant across the entire image, so is computed once for the entire image. For an omni light source (at a finite distance), the light source vector is computed independently for each pixel.

A pixel's reflection of ambient light is computed according to: IakaOd

20

15

5

A pixel's diffuse and specular reflection of a light source is computed according to the Phong model:

 $fattIp[kdOd(N \bullet L) + ksOs(R \bullet V)n]$

When the light source is at infinity, the light source intensity is constant across the image.

Each light source has three contributions per pixel Diffuse contribution

Specular contribution

The light source can be defined using the following 30 variables:

Ip	Diffuse light coefficient
ka	Ambient reflection coefficient
kd	Diffuse reflection coefficient
ks	Specular reflection coefficient
ksc	Specular color coefficient
L	Normalized light source vector
N	Normalized surface normal vector
n	Specular exponent
Od	Object's diffuse color (i.e. image pixel color)
Os	Object's specular color (kscOd + (1 - ksc)Ip)
V	Normalized viewing vector [V = [0, 0, 1]]

The same reflection coefficients (ka, ks, kd) are used for each colour component.

A given pixel's value will be equal to the ambient contribution plus the sum of each light's diffuse and specular contribution.

Sub-Processes of Illumination Calculation

In order to calculate diffuse and specular contributions, a variety of other calculations are required. These are calculations of:

10 • 1/√x

5

- N
- L
- N●L
- R●V
- **15** fatt
 - fcp

Sub-processes are also defined for calculating the contributions of:

- ambient
- - specular

The sub-processes can then be used to calculate the overall illumination of a light source. Since there are only

4 multiply ALUs, the microcode for a particular type of light source can have sub-processes intermingled appropriately for performance.

5 Calculation of $1/\sqrt{x}$

10

15

20

25

The Vark lighting model uses vectors. In many cases it is important to calculate the inverse of the length of the vector for normalization purposes. Calculating the inverse of the length requires the calculation of 1/SquareRoot[X].

Logically, the process can be represented as a process with inputs and outputs as shown in Fig.76. Referring to Fig. 77, the calculation can be made via a lookup of the estimation, followed by a single iteration of the following function:

$V_{n+1} = \frac{1}{2} V_n (3 - XV_{n2})$

The number of iterations depends on the accuracy required. In this case only 16 bits of precision are required. The table can therefore have 8 bits of precision, and only a single iteration is necessary. The following constant is set by software:

Constant 18 See 2, See 2		
Constant	Value	
K1	3	

The following lookup table is used:

The following focksp cases		
Size	Details	
256	1/SquareRoot[X]	
entries	Table indexed by the 8 highest	
8 bits per	significant bits of X.	
entry	Resultant 8 bits treated as fixed	
	point 0:8	
	256 entries 8 bits per	

Overview of Illumination Calculation

Calculation of N

N is the surface normal vector. When there is no bump-map, N is constant. When a bump-map is present, N must be calculated for each pixel.

Spec:23975-AG (ART32)

No bump-map

5

10

15

20

25

When there is no bump-map, there is a fixed normal N that has the following properties:

N = [XN, YN, ZN] = [0, 0, 1] ||N|| = 1 1/||N|| = 1

normalized N = N

These properties can be used instead of specifically calculating the normal vector and 1/||N|| and thus optimize other calculations.

With bump-map

As illustrated in Fig. 78, when a bump-map is present, N is calculated by comparing bump-map values in X and Y dimensions. The following diagram shows the calculation f N for pixel P1 in terms of the pixels in the same row and column, but not including the value at P1 itself. The calculation of Ν is made resolution independent by multiplying by a scale factor (same scale factor in X & Y). This process can be represented as a process having inputs and outputs (ZN is always 1) as illustrated in Fig. 79.

As ZN is always 1. Consequently XN and YN are not normalized yet (since ZN=1). Normalization of N is delayed until after calculation of N•L so that there is only 1 multiply by 1/||N|| instead of 3.

An actual process for calculating N is illustrated in Fig.80.

The following constant is set by software:

Constant	Value
K1	ScaleFactor (to make N resolution independent)

30

Calculation of L

Directional lights

When a light source is infinitely distant, it has an effective constant light vector L. L is normalized and

calculated by software such that:

L = [XL, YL, ZL]

||L|| = 1

1/||L|| = 1

These properties can be used instead of specifically calculating the L and 1/||L|| and thus optimize other calculations. This process is as illustrated in Fig. 81.

Omni_lights and Spotlights

When the light source is notinfinitely distant, L is the vector from the current point P to the light source PL. Since P = [XP, YP, 0], L is given by:

L = [XL, YL, ZL]

 $X\Gamma = Xb - Xb\Gamma$

YL = YP - YPL

15 ZL = -ZPL

We normalize XL, YL and ZL by multiplying each by 1/||L||. The calculation of 1/||L|| (for later use in normalizing) is accomplished by calculating

$$V = XL2 + YL2 + ZL2$$

20 and then calculating V-1/2

I n this case, the calculation of L can be represented as a process with the inputs and outputs as indicated in Fig. 82.

25 XP and YP are the coordinates of the pixel whose illumination is being calculated. ZP is always 0.

The actual process for calculating L can be as set out in Fig.83.

Where the following constants are set by software:

Consta	Value
nt	
K1	XPL
K2	YPL
K3	ZPL2 (as ZP is 0)
K4	-ZPL

Calculation of N•L

Calculating the dot product of vectors N and L is defined as: $\ensuremath{\mathsf{N}}$

5

XNXL + YNYL + ZNZL

No bump-map

When there is no bump-map N is a constant [0, 0, 1]. NoL therefore reduces to ZL.

With bump-map

10 When there is a bump-map, we must calculate the dot product directly. Rather than take in normalized N components, we normalize after taking the dot product of a non-normalized N to a normalized L. L is either normalized by software (if it is constant), or by the Calculate L process. This process is as illustrated in Fig. 84.

Note that ZN is not required as input since it is defined to be 1. However 1/||N|| is required instead, in order to normalize the result. One actual process for calculating N \bullet L is as illustrated in Fig. 85.

20 Calculation of R•V

 $R \bullet V$ is required as input to specular contribution calculations. Since V = [0, 0, 1], only the Z components are required. $R \bullet V$ therefore reduces to:

$$R \bullet V = 2ZN(N \bullet L) - ZL$$

In addition, since the un-normalized ZN = 1, normalized ZN = 1/|N||

No bump-map

30

The simplest implementation is when N is constant (i.e. no bump-map). Since N and V are constant, $N \bullet L$ and $R \bullet V$ can be simplified:

V = [0, 0, 1]

N = [0, 0, 1]

L = [XL, YL, ZL]

 $N \bullet L = ZL$

 $R \bullet V = 2ZN(N \bullet L) - ZL$ = 2ZL - ZL= ZL

When L is constant (Directional light source), a normalized ZL can be supplied by software in the form of a constant whenever ReV is required. When L varies (Omni lights and Spotlights), normalized ZL must be calculated on the fly. It is obtained as output from the Calculate L process.

10 With bump-map

5

20

30

When N is not constant, the process of calculating $R \bullet V$ is simply an implementation of the generalized formula:

$$R \bullet V = 2ZN(N \bullet L) - ZL$$

The inputs and outputs are as shown in Fig. 86 with the an actual implementation as shown in Fig. 87.

Calculation of Attenuation Factor

Directional lights

When a light source is infinitely distant, the intensity of the light does not vary across the image. The attenuation factor fatt is therefore 1. This constant can be used to optimize illumination calculations for infinitely distant light sources.

Omni lights and Spotlights

When a light source is not infinitely distant, the intensity of the light can vary according to the following formula:

fatt = f0 + f1/d + f2/d2

Appropriate settings of coefficients f0, f1, and f2 allow light intensity to be attenuated by a constant, linearly with distance, or by the square of the distance.

Since d = ||L||, the calculation of fatt can be represented as a process with the following inputs and outputs as illustrated in Fig.88.

The actual process for calculating fatt can be defined in Fig.89.

Where the following constants are set by software:

Consta	Value
nt	
K1	F2
K2	f1
K3	FO

Calculation of Cone and Penumbra Factor

Directional lights and Omni lights

These two light sources are not focused, and therefore have no cone or penumbra. The cone-penumbra scaling factor fcp is therefore 1. This constant can be used to optimize illumination calculations for Directional and Omni light sources.

10 Spotlights

5

15

20

25

30

A spotlight focuses on a particular target point (PT). The intensity of the Spotlight varies according to whether the particular point of the image is in the cone, in the penumbra, or outside the cone/penumbra region.

Turning now to Fig. 90, there is illustrated a graph of fcp with respect to the penumbra position. Inside the cone 470, fcp is 1, outside 471 the penumbra fcp is 0. From the edge of the cone through to the end of the penumbra, the light intensity varies according to a cubic function 472.

The various vectors for penumbra 475 and cone 476 calculation are as illustrated in Fig. 90 and 91.

Looking at the surface of the image in 1 dimension as shown in Fig.91, 3 angles A, B, and C are defined. A is the angle between the target point 479, the light source 478, and the end of the cone 480. C is the angle between the target point 479, light source 478, and the end of the penumbra 481. Both are fixed for a given light source. B is the angle between the target point 479, the light source 478, and the position being calculated 482, and therefore changes with every point being calculated on the image.

We normalize the range A to C to be 0 to 1, and find the distance that B is along that angle range by the formula:

(B-A) / (C-A)

5

10

The range is forced to be in the range 0 to 1 by truncation, and this value used as a lookup for the cubic approximation of fcp.

The calculation of fatt can therefore be represented as a process with the inputs and outputs as illustrated in Fig. 93 with an actual process for calculating fcp is as shown in Fig.94 where the following constants are set by software:

g.94 where the	TOTTOWING COMPONENTS
Constant	Value
K1	XLT
K2	YLT
K3	ZLT
K4	A
K5	1/(C-A). [MAXNUM if no penumbra]

The following lookup tables are used:

Lookup	Size	Details
LU1	64 entries	
•	16 bits	Units are same as for
	per entry	constants K5 and K6
		Table indexed by highest 6
		bits
		Result by linear interpolation
		of 2 entries
		Timing is $2 * 8$ bits $* 2$
		entries = 4 cycles
LU2	64 entries	Light Response function fcp
	16 bits	F(1) = 0, $F(0) = 1$, others are
	per entry	according to cubic
		Table indexed by 6 bits (1:5)
		Result by linear interpolation
		of 2 entries

	 Timing	is	2	*	8	bits	=	4
	cycles							

Calculation of Ambient Contribution

Regardless of the number of lights being applied to an image, the ambient light contribution is performed *once* for each pixel, and does not depend on the bump-map.

The ambient calculation process can be represented as a process with the inputs and outputs as illustrated in Fig.95. The implementation of the process requires multiplying each pixel from the input image (Od) by a constant value (Iaka), as shown in Fig.96 where the following constant is set by software:

Constant	Value
K1	Iaka

Calculation of Diffuse Contribution

Each light that is applied to a surface produces a diffuse illumination. The diffuse illumination is given by the formula:

 $diffuse = kdOd(N \cdot L)$

There are 2 different implementations to consider:

Implementation 1 - constant N and L

When N and L are both constant (Directional light and no bump-map):

 $N \bullet L = ZL$

Therefore:

5

10

diffuse = kdOdZL

25 Since Od is the only variable, the actual process for calculating the diffuse contribution is as illustrated in Fig. 97 where the following constant is set by software:

Constant	Value
K1	kd(N•L) = kdZL

Implementation 2 - non-constant N & L

When either N or L are non-constant (either a bump-map or illumination from an Omni light or a Spotlight), the diffuse calculation is performed directly according to the formula:

 $diffuse = kdOd(N \cdot L)$

The diffuse calculation process can be represented as a process with the inputs as illustrated in Fig. 98. N•L can either be calculated using the Calculate N•L Process, or is provided as a constant. An actual process for calculating the diffuse contribution is as shown in Fig. 99 where the following constants are set by software:

TOTTOWING CONSTAN	100 010 01
Constant	Value
K1	kd

Calculation of Specular Contribution

Each light that is applied to a surface produces a specular illumination. The specular illumination is given by the formula:

where Os = kscOd + (1-ksc)Ip

5

10

20

There are two implementations of the Calculate Specular process.

Implementation 1 - constant N and L

The first implementation is when both N and L are constant (Directional light and no bump-map). Since N, L and V are constant, N \bullet L and R \bullet V are also constant:

25
$$V = [0, 0, 1]$$

$$N = [0, 0, 1]$$

$$L = [XL, YL, ZL]$$

$$N \bullet L = ZL$$

$$R \bullet V = 2ZN(N \bullet L) - ZL$$

$$= 2ZL - ZL$$

$$= ZL$$

The specular calculation can thus be reduced to:

specular = ksOs ZLn

5

10

15

20

= ksZLn(kscOd + (1-ksc)Ip)

= kskscZLnOd + (1-ksc) IpksZLn

Since only Od is a variable in the specular calculation, the calculation of the specular contribution can therefore be represented as a process with the inputs and outputs as indicated in Fig. 100 and an actual process for calculating the specular contribution is illustrated in Fig. 101 where the following constants are set by software:

Constant	Value	
K1	kskscZLn	
K2	(1-ksc) IpksZLn	

Implementation 2 - non constant N and L

This implementation is when either N or L are not constant (either a bump-map or illumination from an Omni light or a Spotlight). This implies that $R \bullet V$ must be supplied, and hence $R \bullet Vn$ must also be calculated.

The specular calculation process can be represented as a process with the inputs and outputs as shown in Fig 102. Fig. 103 shows an actual process for calculating the specular contribution where the following constants are set by software:

Constant	Value
K1	ks
K2	ksc
K3	(1-ksc) Ip

The following lookup table is used:

Lookup	Size	Details	
LU1	32	Xn	
	entries	Table indexed by 5 highest bits	of
	16 bits	integer R•V	
	per	Result by linear interpolation of	2

Spec: 23975-AG (ART32)

entry	entries	using	fraction	of	R•V.
	Interpolat	cion by 2	Multiplies.		
	The time	taken to	retrieve t	he data	from
	the looku	p is 2 *	8 bits * 2	entries	5 = 4
	cycles.				

When ambient light is the only illumination

If the ambient contribution is the only light source, the process is very straightforward since it is not necessary to add the ambient light to anything with the overall process being as illustrated in Fig. 104. We can divide the image vertically into 2 sections, and process each half simultaneously by duplicating the ambient light logic (thus using a total of 2 Multiply ALUs and 4 Sequential Iterators). The timing is therefore ½ cycle per pixel for ambient light application.

The typical illumination case is a scene lit by one or more lights. In these cases, because ambient light calculation is so cheap, the ambient calculation is included with the processing of each light source. The first light to be processed should have the correct Iaka setting, and subsequent lights should have an Iaka value of 0 (to prevent multiple ambient contributions).

If the ambient light is processed as a separate pass (and not the first pass), it is necessary to add the ambient light to the current calculated value (requiring a read and write to the same address). The process overview is shown in Fig.105.

The process uses 3 Image Iterators, 1 Multiply ALU, and takes 1 cycle per pixel on average.

Infinite Light Source

In the case of the infinite light source, we have a constant light source intensity across the image. Thus both L and fatt are constant.

30 No Bump Map

5

10

15

20

When there is no bump-map, there is a constant normal vector N [0, 0, 1]. The complexity of the illumination is greatly reduced by the constants of N, L, and fatt. The process of applying a single Directional light with no bump-map is as illustrated in Fig. 105 where the following constant is set by software:

Constant	Value
K1	Ip

For a single infinite light source we want to perform the logical operations as shown in Fig.106 where K1 through 10 K4 are constants with the following values:

Constant	Value
K1	Kd(NsL) = Kd LZ
K2	ksc
КЗ	Ks(NsH)n = Ks HZ2
K4	Ip

The process can be simplified since K2, K3, and K4 are constants. Since the complexity is essentially in the calculation of the specular and diffuse contributions (using 3 of the Multiply ALUs), it is possible to safely add an ambient calculation as the 4th Multiply ALU. The first infinite light source being processed can have the true ambient light parameter Iaka, and all subsequent infinite lights can set Iaka to be 0. The ambient light calculation becomes effectively free.

If the infinite light source is the first light being applied, there is no need to include the existing contributions made by other light sources and the situation is as illustrated in Fig.107 where the constants have the following values:

Constant	Value
K1	kd(LsN) = kdLZ
K4	Ip

Spec:23975-AG (ART32)

5

15

20

K5 $ (1- ks(NsH)n) Ip = (1 - ksHZn) Ip $		
K6	kscks(NsH)n Ip = kscksHZnIp	
K7	Iaka	

If the infinite light source is not the first light being applied, the existing contribution made by previously processed lights must be included (the same constants apply) and the situation is as illustrated in Fig.105.

In the first case 2 Sequential Iterators 490, 491 are required, and in the second case, 3 Sequential Iterators 490, 491, 492 (the extra Iterator is required to read the previous light contributions). In both cases, the application of an infinite light source with no bump map takes 1 cycle per pixel, including optional application of the ambient light.

With Bump Map

5

10

15

20

When there is a bump-map, the normal vector N must be calculated per pixel and applied to the constant light source vector L. 1/||N|| is also used to calculate ReV, which is required as input to the Calculate Specular 2 process. The following constants are set by software:

Constant	Value	
K1	XL	
K2	YL	
K3	ZL	
К4	Ip	
		_

Bump-map Sequential Read Iterator 3 is responsible for reading the current line of the bump-map. It provides the input for determining the slope in X. Bump-map Sequential Read Iterators 1 and are responsible for reading the line above and below the current line. They provide the input for determining the slope in Y.

25 Omni Lights

In the case of the Omni light source, the lighting vector L and attenuation factor fatt change for each pixel

across an image. Therefore both L and fatt must be calculated for each pixel.

No Bump Map

When there is no bump-map, there is a constant normal vector N [0, 0, 1]. Although L must be calculated for each pixel, both N•L and R•V are simplified to ZL. When there is no bump-map, the application of an Omni light can be calculated as shown in Fig. 107 where the following constants are set by software:

10

15

20

25

30

5

Constant	Value	
K1	XP	
K2	YP	
K3	Ip	

The algorithm optionally includes the contributions from previous light sources, and also includes an ambient light calculation. Ambient light needs only to be included once. For all other light passes, the appropriate constant in the Calculate Ambient process should be set to 0.

The algorithm as shown requires total а of 19 multiply/accumulates, with 4 Multiply ALUs the task of illuminating a single pixel can be accomplished in a minimum of 5 cycles. The times taken for the lookups are 1 cycle during the calculation of L, and 4 cycles during the specular contribution. The processing time of 5 cycles is therefore the best that can be accomplished. The time taken is increased to 6 cycles in case it is not possible to optimally microcode the ALUs for the function. The speed for applying an Omni light onto an image with no associated bump-map is 6 cycles per pixel.

With Bump-map

When an Omni light is applied to an image with an associated a bump-map, calculation of N, L, N•L and R•V are all necessary. The process of applying an Omni light onto an image with an associated bump-map is as indicated in Fig.

108 where the following constants are set by software:

Constant	Value
K1	XP
K2	YP
K3	Ip in the second

The algorithm optionally includes the contributions from previous light sources, and also includes an ambient light calculation. Ambient light needs only to be included once. For all other light passes, the appropriate constant in the Calculate Ambient process should be set to 0.

32 total а shown requires as algorithm The multiply/accumulates. With 4 Multiply ALUs the task of illuminating a single pixel can be accomplished in a minimum of 8 cycles. The times taken for the lookups are 1 cycle each during the calculation of both L and N, and 4 cycles for the specular contribution. However the lookup required for N and L are both the same (thus 2 LUs implement the 3LUs). The processing time of 8 cycles is therefore the best that can be accomplished. The time taken is extended to 9 cycles in case it is not possible to optimally microcode the ALUs for the function. The speed for applying an Omni light onto an image with an associated bump-map is 9 cycles per pixel.

Spotlights

5

10

15

20

25

30

Spotlights are similar to Omni lights except that the attenuation factor fatt is modified by a cone/penumbra factor fcp that effectively focuses the light around a target.

No bump-map

When there is no bump-map, there is a constant normal vector N [0, 0, 1]. Although L must be calculated for each pixel, both N•L and R•V are simplified to ZL. Fig. 109 illustrates the application of a Spotlight to an image where the following constants are set by software:

Constant	Value	
K1	XP	
K2	YP	
К3	Ip	

The algorithm optionally includes the contributions from previous light sources, and also includes an ambient light calculation. Ambient light needs only to be included once. For all other light passes, the appropriate constant in the Calculate Ambient process should be set to 0.

algorithm as shown requires a of 30 multiply/accumulates. With 4 Multiply ALUs the task illuminating a single pixel can be accomplished in a minimum of 8 cycles. The times taken for the lookups are 1 cycle during the calculation of L, 4 cycles for the specular contribution, and 2 sets of 4 cycle lookups cone/penumbra calculation. The processing time of 8 cycles is therefore the best that can be accomplished. taken is extended to 9 cycles in case it is not possible to optimally microcode the ALUs for the function. The speed for applying a Spotlight onto an image with no associated bump-map is 9 cycles per pixel.

With bump-map

5

10

15

20

When a Spotlight is applied to an image with an associated a bump-map, calculation of N, L, N•L and R•V are all necessary. The process of applying a single Spotlight onto an image with associated bump-map is illustrated in Fig. 110 where the following constants are set by software:

Constant	Value	
K1	XP	
K2	YP	
К3	Ip	

The algorithm optionally includes the contributions from previous light sources, and also includes an ambient light calculation. Ambient light needs only to be included

once. For all other light passes, the appropriate constant in the Calculate Ambient process should be set to 0.

total 41 requires a algorithm as shown multiply/accumulates. With 4 Multiply ALUs the task of illuminating a single pixel can be accomplished in a minimum of 11 cycles. The times taken for the lookups are 1 cycle each during the calculation of both L and N, 4 cycles for the specular contribution, and 2 sets of 4 cycle lookups in the cone/penumbra calculation. However the lookup required for N and L are both the same (thus 4 LUs implement the 5LUs). The processing time of 11 cycles is therefore the best that can be accomplished. The time taken is extended to 12 cycles in case it is not possible to optimally microcode the The speed for applying a Spotlight ALUs for the function. onto an image with associated bump-map is 12 cycles per 15 pixel.

Serial Interfaces 52 (Fig. 3) - USB serial port interface

This is a standard USB serial port, which is connected to the internal chip low speed bus.

Keyboard interface 55 20

5

10

This is a standard low-speed serial port, which is connected to the internal chip low speed bus.

Authentication chip serial interfaces 64

These are 2 standard low-speed serial ports, which are connected to the internal chip low speed bus. The reason for 25 connect to both the on-camera 2 ports is to having Authentication chip, and to the print-roll Authentication chip using separate lines. Only using 1 line may make it possible for a clone print-roll manufacturer to design a chip which, instead of generating an authentication code, 30 tricks the camera into using the code generated by the authentication chip in the camera.

Parallel Interface 65

The parallel interface connects the ACP to individual static electrical signals. The following is a table of connections 35 to the parallel interface:

Connection	Directi	Pin
	on	s
Paper transport stepper	Output	4
motor		
Artcard stepper motor	Output	4
Zoom stepper motor	Output	4
Guillotine solenoid	Output	1
Flash trigger	Output	1
Status LCD segment drivers	Output	7
Status LCD common drivers	Output	4
Artcard illumination LED	Output	1
Artcard status LED	Input	2
(red/green)		
Artcard sensor	Input	1
Paper pull sensor	Input	1
Orientation sensor	Input	2
Buttons	Input	4
Total		36

Print Head Interface 62

Once an image has been processed, it can be printed. The Print Head Interface connects the ACP to the Print Head, providing both data and appropriate signals to the external Print Head.

Print Head 44

5

15

Fig. 111 illustrates the logical layout of a single print Head which logically consists of 8 segments, each printing bi-level cyan, magenta, and yellow onto a portion of the page.

Loading a segment for printing

Before anything can be printed, each of the 8 segments in the Print Head must be loaded with 6 rows of data corresponding to the following relative rows in the final output image:

Row 0 = Line N, Yellow, even dots 0, 2, 4, 6, 8, ...

Row 1 = Line N+8, Yellow, odd dots 1, 3, 5, 7, ...

Row 2 = Line N+10, Magenta, even dots 0, 2, 4, 6, 8, ...

Row 3 = Line N+18, Magenta, odd dots 1, 3, 5, 7, ...

Row 4 = Line N+20, Cyan, even dots 0, 2, 4, 6, 8, ...

Row 5 = Line N+28, Cyan, odd dots 1, 3, 5, 7, ...

Each of the segments prints dots over different parts of the page. Each segment prints 750 dots of one color, 375 even dots on one row, and 375 odd dots on another. The 8 segments have dots corresponding to positions:

Segment	First dot	Last dot
0	0	749
1	750	1499
2	1500	2249
3	2250	2999
4	3000	3749
5	3750	4499
6	4500	5249
7	5250	5999

Each dot is represented in the Print Head segment by a single bit. The data must be loaded 1 bit at a time by placing the data on the segment's BitValue pin, and clocked in to a shift register in the segment according to BitClock. Since the data is loaded into a shift register, the order of loading bits must be correct. Data can be clocked in to the Print Head at a maximum rate of 10 MHz.

Once all the bits have been loaded, they must be transferred in parallel to the Print Head output buffer, ready for printing. The transfer is accomplished by a single pulse on the segment's ParallelXferClock pin.

Controlling the Print

5

10

15

20

25

In order to conserve power, not all the dots of the Print Head have to be printed simultaneously. A set of control lines enables the printing of specific dots. An external controller, such as the ACP, can change the number of dots printed at once, as well as the duration of the print pulse in accordance with speed and/or power

requirements.

5

10

25

30

35

Each segment has 5 NozzleSelect lines, which are decoded to select 32 sets of nozzles per row. Since each row has 375 nozzles, each set contains 12 nozzles. There are also 2 BankEnable lines, one for each of the odd and even rows of color. Finally, each segment has 3 ColorEnable lines, one for each of C, M, and Y colors. A pulse on one of the ColorEnable lines causes the specified nozzles of the color's specified rows to be printed. A pulse is typically about 2ms in duration.

If all the segments are controlled by the same set of NozzleSelect, BankEnable and ColorEnable lines (wired externally to the print head), the following is true:

If both odd and even banks print simultaneously (both BankEnable bits are set), 24 nozzles fire simultaneously per segment, 192 nozzles in all, consuming 5.7 Watts.

If odd and even banks print independently, only 12 nozzles fire simultaneously per segment, 96 in all, consuming 2.85 Watts.

20 Print Head Interface 62

The Print Head Interface 62 connects the ACP to the Print Head, providing both data and appropriate signals to the external Print Head. The Print Head Interface 62 works in conjunction with both a VLIW processor 74 and a software algorithm running on the CPU in order to print a photo in approximately 2 seconds.

An overview of the inputs and outputs to the Print Head Interface is shown in Fig. 112. The Address and Data Buses are used by the CPU to address the various registers in the Print Head Interface. A single BitClock output line connects to all 8 segments on the print head. The 8 DataBits lines lead one to each segment, and are clocked in to the 8 segments on the print head simultaneously (on a BitClock pulse). For example, dot 0 is transferred to segment0, dot 750 is transferred to segment1, dot 1500 to segment2 etc simultaneously.

The VLIW Output FIFO contains the dithered bi-level C, M, and Y 6000 x 9000 resolution print image in the correct order for output to the 8 DataBits. The ParallelXferClock is connected to each of the 8 segments on the print head, so that on a single pulse, all segments transfer their bits at the same time. Finally, the NozzleSelect, BankEnable and ColorEnable lines are connected to each of the 8 segments, allowing the Print Head Interface to control the duration of the C, M, and Y drop pulses as well as how many drops are printed with each pulse. Registers in the Print Head Interface allow the specification of pulse durations between 0 and 6 $\mu\sigma$, with a typical duration of 2ms.

Printing an Image

5

10

20

25

35

There are 2 phases that must occur before an image is in the hand of the Artcam user:

- 1. Preparation of the image to be printed
- 2. Printing the prepared image

Preparation of an image only needs to be performed once. Printing the image can be performed as many times as desired.

Prepare the Image

Preparing an image for printing involves:

- 1. Convert the Photo Image into a Print Image
- 2. Rotation of the Print Image (internal color space) to align the output for the orientation of the printer
- 3. Up-interpolation of compressed channels (if necessary)
- 4. Color conversion from the internal color space to the CMY color space appropriate to the specific printer and ink

30 At the end of image preparation, a 4.5MB correctly oriented 1000 \times 1500 CMY image is ready to be printed.

Convert Photo Image to Print Image

The conversion of a Photo Image into a Print Image requires the execution of a Vark script to perform image processing. The script is either a default image enhancement script or a Vark script taken from the currently inserted

Artcard. The Vark script is executed via the CPU, accelerated by functions performed by the VLIW Vector Processor.

Rotate the Print Image

5

10

15

20

25

30

35

The image in memory is originally oriented to be top upwards. This allows for straightforward Vark processing. Before the image is printed, it must be aligned with the print roll's orientation. The re-alignment only needs to be done once. Subsequent Prints of a Print Image will already have been rotated appropriately.

The transformation to be applied is simply the inverse of that applied during capture from the CCD when the user pressed the "Image Capture" button on the Artcam. If the original rotation was 0, then no transformation needs to take place. If the original rotation was +90 degrees, then the rotation before printing needs to be -90 degrees (same as 270 degrees). The method used to apply the rotation is the Vark accelerated Affine Transform function. The Affine Transform engine can be called to rotate each color channel independently. Note that the color channels cannot be rotated in place. Instead, they can make use of the space previously used for the expanded single channel (1.5MB).

Fig. 113 shows an example of rotation of a Lab image where the a and b channels are compressed 4:1. The L channel is rotated into the space no longer required (the single channel area), then the a channel can be rotated into the space left vacant by L, and finally the b channel can be rotated. The total time to rotate the 3 channels is 0.09 seconds. It is an acceptable period of time to elapse before the first print image. Subsequent prints do not incur this overhead.

Up Interpolate and color convert

The Lab image must be converted to CMY before printing. Different processing occurs depending on whether the a and b channels of the Lab image is compressed. If the Lab image is compressed, the a and b channels must be decompressed

before the color conversion occurs. If the Lab image is not compressed, the color conversion is the only necessary step. The Lab image must be up interpolated (if the a and b channels are compressed) and converted into a CMY image. A single VLIW process combining scale and color transform

The method used to perform the color conversion is the Vark accelerated Color Convert function. The Affine Transform engine can be called to rotate each color channel independently. The color channels cannot be rotated in place. Instead, they can make use of the space previously used for the expanded single channel (1.5MB).

Print the Image

5

10

15

20

Printing an image is concerned with taking a correctly oriented 1000×1500 CMY image, and generating data and signals to be sent to the external Print Head. The process involves the CPU working in conjunction with a VLIW process and the Print Head Interface.

The resolution of the image in the Artcam is 1000 x 1500. The printed image has a resolution of 6000 x 9000 dots, which makes for a very straightforward relationship: 1 pixel = 6 x 6 = 36 dots. Since each dot is 16.6mm, the 6 x 6 dot square is 100 $\mu\mu$ square. Since each of the dots is bilevel, the output must be dithered.

The image should be printed in approximately 2 seconds. For 9000 rows of dots this implies a time of 222 $\mu\sigma$ time 25 between printing each row. The Print Head Interface must generate the 6000 dots in this time, an average of 37ns per dot. However, each dot comprises 3 colors, so the Print Head color component generate each must Interface approximately 12ns, or 1 clock cycle of the ACP (10ns at 100 30 One VLIW process is responsible for calculating the The odd and even C, next line of 6000 dots to be printed. and Y dots are generated by dithering input from 6 The second VLIW different 1000 x 1500 CMY image lines. process is responsible for taking the previously calculated 35 line of 6000 dots, and correctly generating the 8 bits of data for the 8 segments to be transferred by the Print Head Interface to the Print Head in a single transfer. process updates registers in the first VLIW process 1 line at a time, an 2 different VLIW processes in order to

5 Generate C, M, and Y Dots

The input to this process is a $1000 \times 1500 \text{ CMY}$ image correctly oriented for printing. The image is not compressed As illustrated in Fig. 115, a VLIW microcode in any way. program takes the CMY image, and generates the C, M, and Y pixels required by the Print Head Interface to be dithered.

Generate Merged 8 bit Dot Output

This process, as illustrated in Fig. 116, takes a single line of dithered dots and generates the 8 bit data stream for output to the Print Head Interface via the VLIW Output FIFO. The process requires the entire line to have been prepared, since it requires semi-random access to most of the dithered line at once.

Data Card Reader

10

15

25

30

35

Fig. 117, there is illustrated on form of card reader 20 500 which allows for the insertion of Artcards for reading. Fig. 118 shows an exploded perspective of reader of Fig. 117. Cardreader 500 is interconnected to a computer system and includes a CCD reading mechanism located under a covering bar 5. The cardreader 500 includes pinch rollers 506, 507 for pinching an inserted Artcard 9. One of the roller e.g 506 is driven by an Artcard motor 37 for the advancement of the card 9 between the two rollers 506 and 507 at a uniformed speed. The Artcard 9 is passed over a series of LED lights 512 which are encased within a clear plastic mould 514 having a semi circular cross section. cross section focuses the light from the LEDs eg 512 onto the surface of the card as it passes by the LEDs 512. the surface it is reflected to a high resolution linear CCD 34 which is constructed to a resolution of approximately 480 dpi. The surface of the Artcard 9 is encoded to the level of approximately 1600 dpi hence, the near CCD 16

supersamples the Artcard surface with an approximately three The Artcard 9 is further driven at a times multiplier. speed such that the linear CCD 516 is able to supersample in the direction of Artcard movement at a rate of approximately The scanned Artcard CCD data is 4800 readings per inch. ACP 31 forwarded from the Artcardreader 500 to processing. A sensor 49, which can comprise a light sensor acts to detect of the presence of the card 13.

The CCD reader includes a bottom substrate 516, a top substrate 514 which comprises a transparent molded plastic. In between the two substrates is inserted the linear CCD array 34 which comprises a thin long linear CCD array manufacturing semi-conductor of means constructed by processes.

Fig. 119, there is illustrated a Turning to perspective view, partly in section, of the CCD reader unit. The series of LEDs eg. 512 are operated to emit light when a card 9 is passing across the surface of the CCD reader 34. The emitted light is transmitted through a portion of the top substrate 523. The substrate includes a portion eg. 529 20 having a curved circumference so as to focus light emitted from LED 512 to a point eg. 532 on the surface of the card The focussed light is reflected from the point 532 towards the CCD array 34. A series of microlenses eg. 534, shown in exaggerated form, are formed on the surface of the 25 top substrate 523. The microlenses 523 act to focus light received across the surface to the focussed down to a point 536 which corresponds to point on the surface of the CCD reader 34 for sensing of light falling on the light sensing portion of the CCD array 34. 30

A number of refinements of the above arrangement are For example, the sensing devices on the linear possible. The corresponding microlenses 34 CCD 34 may be staggered. can also be correspondingly formed as to focus light into a staggered series of spots so as to correspond to the staggered CCD sensors.

5

10

15

One the data surface area of the Artcard 9 is modulated with a checkerboard pattern as previously discussed with reference to Fig. 30. Other forms of high frequency modulation may be possible however.

It will be evident that an Artcard printer can be provided as for the printing out of data on storage Artcard. Hence, the Artcard system can be utilized as a general form of information distribution outside of the Artcam device. An Artcard printer can prints out Artcards on high quality print surfaces and multiple Artcards can be printed on same sheets and later separated. On a second surface of the Artcard 9 can be printed information relating to the files etc. stored on the Artcard 9 for subsequent storage.

Hence, the Artcard system allows for a simplified form of storage which is suitable for use in place of other forms of storage such as CD ROMs, magnetic disks etc. The Artcards 9 can also be mass produced and thereby produced in a substantially inexpensive for redistribution.

Turning to Fig. 120, there is illustrated the print roll 42 and printhead portions of the Artcam. The paper/film 611 is fed in a continuous "web-like" process to a printing mechanism 15 which includes further pinch rollers 616 - 619 and a print head 44

The pinch roller 13 is connected to a drive mechanism (not shown) and upon rotation of the print roller 613, paper 611 is forced through the printing mechanism 615 and out of the picture output slot 6. A rotary guillotine mechanism (not shown) is utilised to cut the roll of paper 611 at required photo sizes.

It is therefore evident that the printer roll 42 is responsible for supplying paper 611 to the print mechanism 615 for printing of photographically imaged pictures.

In Fig. 121, there is shown an exploded perspective of the print roll 42. The printer roll 10 includes output printer paper 611 which is output under the operation of pinching rollers 612, 613.

5

10

15

20

25

30

Referring now to Fig. 122, there is illustrated a more fully exploded perspective view, of the print roll 42 of Fig. 121 without the "paper" film roll. The print roll 42 includes three main parts comprising ink reservoir section 620, paper roll sections 622, 623 and outer casing sections 626, 627.

Turning first to the ink reservoir section 620, which includes the ink reservoir or ink supply sections 633. The ink for printing is contained within three bladder type containers 630 - 632. The printer roll 42 is assumed to provide a full colour output inks. Hence, a first ink reservoir or bladder container 630 contains cyan coloured ink. A second reservoir 631 contains magenta coloured ink and a third reservoir 632 contains yellow ink. Each of the reservoirs 630 - 632, although having different volumetric dimensions, are designed to have substantially the same volumetric size.

The ink reservoir sections 621, 633, in addition to cover 624 can be made of plastic sections and are designed to be mated together by means of heat sealing, ultra violet radiation, etc. Each of the equally sized ink reservoirs 630 - 632 is connected to a corresponding ink channel 639 - 641 for allowing the flow of ink from the reservoir 630 - 632 to a corresponding ink output port 35 - 37. The ink reservoir 632 having ink channel 641, and output port 37, the ink reservoir 31 having ink channel 640 and output port 636, and the ink reservoir 30 having ink channel 639 and output port 637.

In operation, the ink reservoirs 630 - 632 can be filled with corresponding ink and the section 633 joined to the section 621. The ink reservoir sections 630 - 632, being collapsible bladders, allow for ink to traverse ink channels 639 - 641 and therefore be in fluid communication with the ink output ports 635 - 637. Further, if required an air inlet port can also be provided to allow the

5

10

15

20

25

30

pressure associated with ink channel reservoirs 630 - 632 to be maintained as required.

The cap 624 can be joined to the ink reservoir section 620 so as to form a pressurised cavity, accessible by the air pressure inlet port.

The ink reservoir sections 621, 633 and designed to be connected together as an integral unit and to be inserted inside printer roll sections 622, 623. roll sections 622, 623 are designed to mate printer together by means of a snap fit by means of male portions 645 - 647 mating with corresponding female portions (not shown). Similarly, female portions 654 - 656 are designed to mate with corresponding male portions 660 - 662. paper roll sections 622, 623 are therefore designed to be snapped together. One end of the film within the role is print role is pinched between the two sections 622, 623 when they are joined together. The print can then be rolled on the print roll sections 622, 625 as required.

As noted previously, the ink reservoir sections 620, 621, 633, 624 are designed to be inserted inside the paper roll sections 622, 623. The printer roll sections 622, 623 are able to be rotatable around stationery ink reservoir sections 621, 633 and 624 to dispense film on demand.

The outer casing sections 626 and 627 are further designed to be coupled around the print roller sections 622, 623. In addition to each end of pinch rollers eg 612, 613 is designed to clip in to a corresponding cavity eg 670 in cover 626, 627 with roller 613 being driven externally (not shown) to feed the print film and out of the print roll.

Finally, a cavity 677 can be provided in the ink reservoir sections 620, 621 for the insertion and gluing of an silicon chip integrated circuit type device 79 for the storage of information associated with the print roll 42.

5

10

15

As shown in Fig. 121, the print roll 42 is designed to be inserted into the Artcam camera device so as to couple with a coupling unit 680 which includes connecter pads 681 for providing a connection with the silicon chip 53. Further, the connecter 680 includes end connecters of four connecting with ink supply ports 635 - 637. The ink supply ports are in turn to connect to ink supply lines eg 682 which are in turn interconnected to printheads supply ports eg. 687 for the flow of ink to printhead 44 in accordance with requirements.

The "media" 611 utilised to form the roll can comprise many different materials on which it is designed to print suitable images. For example, opaque rollable plastic material may be utilized, transparencies may be used by using transparent plastic sheets, metallic printing can take place via utilisation of a metallic sheet film. Further, fabrics could be utilised within the printer roll 42 for printing images on fabric, although care must be taken that only fabrics having a suitable stiffness or suitable backing material are utilised.

When the print media is plastic, it can be coated with a layer which fixes and absorbs the ink. several types of print media may be used, for example, opaque white matte, opaque white gloss, transparent film, lenticular array film frosted transparent film, stereoscopic 3D prints, metallised film, film with the embossed optical variable devices such as gratings or holograms, media which is pre-printed on the reverse side, and media which includes a magnetic recording layer. utilising a metallic foil, the metallic foil can have a coated with a thin (several micron) polymer base, evaporated layer of aluminium or other metal and then coated with a clear protective layer adapted to receive the ink via the ink printer mechanism.

In use the print roll 42 is obviously designed to be inserted inside a camera device so as to provide ink and

5

10

15

20

25

30

paper for the printing of images on demand. The ink output ports 635 - 637 meet with corresponding ports within the camera device and the pinch rollers 672, 673 are operated to allow the supply of paper to the camera device under the control of the camera device.

As illustrated in Fig. 122, a mounted silicon chip 53 is insert in one end of the print roll 42. In Fig. 123 the authentication chip 53 is shown in more detail and includes four communications leads 680 - 683 for communicating details from the chip 53 to the corresponding camera to which it is inserted.

Turning to Fig. 123, the chip can be separately created 79 by means of encasing a small integrated circuit 687 in epoxy and running bonding leads eg. 688 to the external communications leads 680 - 683. The integrated chip 87 being approximately 400 microns square with a 100 micron scribe boundary. Subsequently, the chip 53 can be glued to an appropriate surface of the cavity of the print roll 42. In Fig. 124, there is illustrated the integrated circuit 87 interconnected to bonding pads 81, 82 in an exploded view of the arrangement of Fig. 123.

Referring now to Fig. 125, there is illustrated generally 700 the internal architecture of the chip 53 of Fig. 123 The chip architecture 700 includes a flash memory store 701, a roll authentication unit 702, a command decoder 703 and a communications controller 704.

The communications controller 704 is interconnected to the serial input and output wires 681, 682 for communication with the Artcam. The command coder 703 receives commands from the camera 30 via the communications controller 704 controls the flash memory store 701 and roll authentication unit 702 to carry out the command. Preferably, the flash memory store 701 provides 1,024 bits of information which includes fixed data written into the flash memory at manufacturing time in addition to variable data storage.

Turning now to Fig. 126, there is illustrated 705 the

5

10

15

20

25

30

information stored within the flash memory store 701. This data can include the following:

Factory Code

5

10

15

The factory code is a 16 bit code indicating the factory at which the print roll was manufactured. This identifies factories belonging to the owner of the print roll technology, or factories making print rolls under license. The purpose of this number is to allow the tracking of factory that a print roll came from, in case there are quality problems.

Batch Number

The batch number is a 32 bit number indicating the manufacturing batch of the print roll. The purpose of this number is to track the batch that a print roll came from, in case there are quality problems.

Serial Number

A 48 bit serial number is provided to allow unique identification of each print roll up to a maximum of 280 trillion print rolls.

20 Manufacturing date

A 16 bit manufacturing date is included for tracking the age of print rolls, in case the shelf life is limited.

Media length

The length of print media remaining on the roll is represented by this number. This length is represented in small units such as millimetres or the smallest dot pitch of printer devices using the print roll and to allow the calculation of the number of remaining photos in each of the well known C, H, and P formats, as well as other formats which may be printed. the use of small units also ensures a high resolution can be used to maintain synchronisation with

Media Type

The media type datum enumerates the media contained in the print roll.

(1) Transparent

pre-printed media.

- (2) Opaque white
- (3) Opaque tinted
- (4) 3D lenticular
- (5) Pre-printed: length specific
- (6) Pre-printed: not length specific
- (7) Metallic foil
- (8) Holographic/optically variable device foil

Pre-printed Media Length

The length of the repeat pattern of any pre-printed media contained, for example on the back surface of the print roll is stored here.

Ink Viscosity

5

10

15

20

25

30

35

The viscosity of each ink colour is included as an 8 bit number. the ink viscosity numbers can be used to adjust the print head actuator characteristics to compensate for viscosity (typically, a higher viscosity will require a longer actuator pulse to achieve the same drop volume).

Recommended Drop Volume for 1200 dpi

The recommended drop volume of each ink colour is included as an 8 bit number. The most appropriate drop volume will be dependent upon the ink and print media characteristics. For example, the required drop volume will decrease with increasing dye concentration or absorptivity. Also, transparent media require around twice the drop volume as opaque white media, as light only passes through the dye layer once for transparent media.

As the print roll contains both ink and media, a custom match can be obtained. The drop volume is only the recommended drop volume, as the printer may be other than 1200 dpi, or the printer may be adjusted for lighter or darker printing.

Ink Colour

The colour of each of the dye colours is included and can be used to "fine tune" the digital half toning that is applied to any image before printing.

Remaining Media Length Indicator

The length of print media remaining on the roll is represented by this number and is updatable by the camera device. The length is represented in small units (eg. 1200 dpi pixels) to allow calculation of the number of remaining photos in each of C, H, and P formats, as well as other formats which may be printed. The high resolution can also be used to maintain synchronization with pre-printed media.

Copyright or Bit Pattern

This 512 bit pattern represents an ASCI character sequence sufficient to allow the contents of the flash memory store to be copyrightable.

Authentication Key

5

10

15

20

25

30

35

This key includes authentication data to make it difficult for third parties to reverse engineer the print roll technology.

Finally, a further 88 bits are reserved for future camera use.

The role authentication unit 702 as will become more apparent hereinafter, takes the authentication key from flash memory store 701 and combines it with a print roll test code received from the camera processor.

Authentication

The print roll manufacturing process includes in-built measures to stop illegal clone manufacture in countries with weak industrial property protection from copying the technology.

The print rolls 42 are not protected against cloning by extraordinarily high technology barriers, such as the silver halide film difficult chemistry of colour photographic reproduction. The present embodiment is simply constructed from plastic injection moulding, coated paper, the coated paper and ink may only be required to and do not need to match some special be compatible, problems, these protect against To formulation. authentication code and circuit is included in the print roll chip.

The authentication system prevents illegal copy ing which can have the disastrous consequence of ink nozzles becoming clogged by poorly filtered ink in "clone" print rolls. This will assist in stopping a consumer blaming the camera manufacturer and in stopping the spread of counterfeit print rolls.

The authentication system should remain outside most countries' legislation in respect of the export of cryptographic materials.

10 (1) Reverse Engineering of the Print Roll Chip

The best way to protect against reverse engineering of the chip is to make the benefit of reverse engineering minimal. To achieve this, the authentication keys are stored in non-volatile flash memory store 101 not in ROM.

15 (2) Brute force cryptanalysis

5

20

Brute force cryptanalysis can be prevented by making the authentication key long enough. To be secure against computational improvements over the next fifty years, a long key is necessary. A key length of 128 bits means that 2128 tests (3.4 x 1038 tests) must be made to launch a brute force attack. This would take ten billion years on an array or a trillion processors each running 1 billion tests per second.

(3) Substitution with a complete lookup table

25 If the number of test codes sent by the camera to the print roll is small, then there is no need for a clone manufacturer to crack the authentication code. Instead, the clone manufacturer could incorporate a ROM in their print roll which had a record of all of the responses from a 30 genuine print roll to the codes sent by the camera. years, it may be cost effective to build a terabyte ROM into each clone print roll. Therefore, the camera should send random authentication test words that are at least 40 bits long. A 128 bit authentication test word will certainly be 35 more than adequate.

(4) Substitution with a sparse lookup table

If the test codes sent by the camera are somehow predictable, rather than effectively random, then the clone manufacturer need not provide a complete lookup table. For example:

- (a) If the test code is simply the serial number of the camera, the clone manufacturer need simply provide a lookup table which contains values for past and predicted future serial camera serial numbers. There are unlikely to be more than 109 of these.
- (b) If the test code is simply the date, then the clone manufacturer can produce a lookup table using the date as the address.
 - If the test code is a pseudo-random number using either the serial number or the date as a see, then the clone manufacturer just needs to crack the pseudo-random This is probably not number generator in the camera. difficult, as the clone manufacturer may gain access to the The clone manufacturer could object code of the camera. then produce an content addressable memory (or other sparse stored access codes to using these lookup) array authentication codes.

Therefore, long random test keys should be generated by a relatively secure process. This random number generator can be in the machine which writes the authentication code to the chips.

(5) Usurping the authentication comparison process

It must be assumed that a clone manufacturer will have access to both the camera and the print roll designs. It should not be possible for the clone manufacturer to design a chip which, instead of generating an authentication code, tricks the camera into using the code generated by the duplicate authentication chip in the camera. This can be achieved by providing separate serial data Tx and Rx lines for the camera and print roll authentication chips.

35 (6) Differential Cryptanalysis

It is important that the system adopted is secure

5

15

20

25

against differential cryptanalysis. Differential cryptanalysis is a well known technique where pairs of input streams are generated with known differences, and the differences in the encoded streams are analysed. A small amount (106 or so) of weakening could be accepted.

(7) Listening to the data flow between the camera and the print roll

Again a logic analyser can be connected to the data stream between the camera and the print roll. In this way, the codes sent to the print roll, and the authentication reply, can be monitored. However, these codes are 128 bit pseudo-random numbers, which are only related by the encoding algorithm in the authentication chips. This is essentially a known plaintext attack, which is less powerful than a chosen plaintext attack.

(8) Direct viewing of chip operation

5

10

15

20

25

35

If the chip operation could be directly viewed using an STM or an electron beam, the authentication codes could be recorded as they are read from the internal non-volatile memory and loaded into internal registers on the chip.

(9) Direct viewing of the non-volatile memory

If the chip where sliced to that the floating gates of the Flash memory were exposed, without discharging them, then the authentication key could probably be viewed directly using an STM. However, slicing the chip to this level without discharging the gates is difficult. Using wet etching, plasma etching, ion milling, or chemical mechanical polishing will almost certainly discharge the small charges present on the floating of the chip gates.

30 (10) Viewing Idd fluctuations

Whenever the Authentication key is being read from memory, the Message Authentication Code (MAC) circuitry is also operating, obscuring the Idd signal.

Also, after the code words have been programmed, a lock bit is programmed which prevents subsequent programming of the code words. This prevents detection of the code words

by monitoring the difference in Idd that may occur when programming over either a high or a low bit.

(11) Bribery and other industrial espionage

5

10

15

20

30

35

It is not necessary for any human to know, or to be able to find out, what the authentication numbers are. Therefore, the numbers are safe from bribery or other corruption.

There need only be one or a few machines which programs the print roll chips, and these machines could be kept secure, preventing their theft. Authentication chips may be stolen en-route to print roll factories, but this would only enable the manufacture of as many clone print rolls as there were chips stolen, which would probably not exceed a few million in any one shipment. It would not be viable for a print roll illegal clone manufacturer to continually steal chips.

(12) Reverse engineering the authentication key generator

If the clone manufacture can obtain the code for the authentication key generator, then this could be reverse engineered. For maximum security, the Authentication key should be truly random. This is simply achieve by flipping a coin 128 times, and entering the key into the authentication chip programmer is a secure environment. This only has to be done once.

25 (13) Management decision to omit authentication to save costs

Without any form of protection, illegal cloning is almost certain. However, with the patent and copyright protection, the probability of illegal cloning may be reduced to say 50%.

However, this is not the only loss possible. If a clone manufacturer were to introduce clone print rolls which caused damage to the camera (eg. clogged nozzles), then the loss in market acceptance, and the expense of warranty repairs, may also be significant. Upon insertion of a print roll, the ACP 31 interrogates a print roll chip 53 in

addition to interrogating an exact replica of the chip 54 stored within the camera system. The print roll chip 53 is designed to be fed a print roll test code to which it applied a one way hash function to produce a resultant code that is checked by the camera processor 105 which also sends the same code to its camera authorisation chip 106.

Turning now to Fig. 127, there is illustrated the . significant steps in the authorisation method of preferred embodiment. Each Artcam is provided with a unique random identification code 710. The Artcam processor takes the identification code 710 and a current time value 711 from the real time clock of the Artcam processor exclusive ORs them together 712. The result of this process is utilised as a seed to a random number generator 714 which produces a print roll test code having 128 bits. processor then transmits the print roll test code to the authorisation 54 Artcam chip and the print roll authorisation chip 53 which each utilises their internally stored key via a corresponding roll authentication unit 702 (Fig. 125) to return to the Artcam processor 31 at stage 719 the expected output values for the given input value. Artcam processor checks to values to assure they are the same and accepts or rejects the print roll based on quality of the two values.

It will be evident from the forgoing it is crucial that the key utilised by the Artcam authorisation chip 54 and print roll authorisation chip 53 is kept secret. As previously noted, the authorization key is stored in the flash memory store 709 of the print roll authorisation chip. Therefore, an attack by way of reverse engineering of the chip will lead to minimal results. One form of attack may be to monitor the chips operation utilising a scanning tunnelling microscope (STM) or an electron beam to monitor the authorisation codes as they are read from the internal non-volatile memory and loaded into internal registers on the chip. Turning now to Fig. 128, such

5

10

15

20

25

30

analysis can be circumvented by incorporated a shielding metal layer 725, over the lower circuitry, as an extra metallisation layer.

Of course, the attacker may simply chose to wet etch
the metal layer 725. However, if the metal layer 725 is
utilised as the ground plane for connections within the
chip circuitry, the metallisation layer, if removed, will
result in the chip seeking to malfunction, thereby
preventing reverse analysis. This means the attacker is
forced to either remove the metal layer and lay new ground
connections or to mask the metal layer before removal.
Masking of the metal layer for removal is the easiest of
these two processes but will still be very difficult. In
this case, the attacker must:

- 15 (1) reverse engineer the chip to find out where the ground connections should be;
 - (2) create a mask corresponding to the required ground plane pattern connection;
- (3) apply a photo resist to the chip. This will be extremely difficult as the individual chip is only approximately 400 microns square. Therefore, standard semi-conductor processes of applying a photo resist, in particular resist spin processing, cannot be utilised;
- 25 (4) soft bake the resist;
 - (5) expose the resist. This will again be difficult for a single chip as modern lithographic equipment is designed for a wafer;
 - (6) hard bake the resist; and
- 30 (7) etch the top metallisation layer.

The process of high temperature resist baking will most likely destroy the charge patterns in the non-volatile memory which holds the authentication numbers making this process fruitless.

Further, viewing the date flow in the chip can be made even more difficult by making all the connections

from which is possible to view the authentication numbers in the polysilicon layer.

The authentication key should be truly random, to prevent compromise by obtaining knowledge of the process used to generate the authentication key. A simple way is for a trusted human to flip a coin 128 times, while entering 0 (heads) or 1 (tails) into the keyboard in a secure environment. The authentication key need only be known by the machine which programs the authentication chips (the human coin flipper will not remember it). So that this machine cannot be stolen, all authentication numbers and chips should be programmed in one place, and shipped to different print roll and Artcam manufacturing sites. Other data specific to a Artcam or print roll can be programmed at this place of manufacture.

course, it is necessary to ensure that authentication key is never lost, as this would prevent legitimate manufacture of compatible print rolls. the bit pattern preferably contains clearly Further, copyrightable material such that the attacker in order to replicate the operation of the authorisation chip 53 must also copy the bit pattern and therefore is likely to infringe copyright laws in various jurisdictions. pattern is preferably the original work of an identifiable author reduced to a tangible form. For example, it could be a particular image of bits, otherwise it could be a corresponding ASCII equivalent of prose. Further, should represent the application of knowledge, judgement, skill and labour by the author. It should not be an integral part of the chip but merely stored in the chips Of course, preferably, the copyright ownership of the bit pattern resides with the print roll manufacturer. As an example, the bit pattern could be an ASCII representation of a short poem. Hence, the allocation of 512 bits should be sufficient. Although the bit pattern could be stored as ROM on the chips , as these chips

5

10

15

20

25

30

already have flash memory, the smallest chip size may be achieved by implementing the bit pattern in the flash memory.

Turning now to Fig. 129, there is illustrated the storage table 730 of the Artcam authorisation chip. The table includes manufacturing code, batch number and serial number and date which have an identical format to that previously described. The table 730 also includes information 731 on the print engine within the Artcam device. The information stored can include a print engine type, the DPI resolution of the printer and a printer count of the number of prints produced by the printer device.

Further, an authentication test key 710 is provided which can randomly vary from chip to chip and is utilised as the Artcam random identification code in the previously describe algorithm. The 128 bit print roll authentication key 713 is also provided and is equivalent to the key stored within the print rolls. Next, the 512 bit pattern is stored followed by a 120 bit spare area suitable for Artcam use.

As noted previously, the Artcam preferably includes a liquid crystal display 15 which indicates the number of prints left on the print roll stored within the Artcam. Further, the Artcam also includes a three state switch 17 which allows a user to switch between three standard formats C H and P (classic, HDTV and panoramic). Upon switching between the three states, the liquid crystal display 15 is updated to reflect the number of images left on the print roll if the particular format selected is used.

In order to correctly operate the liquid crystal display, the Artcam processor, upon the insertion of a print roll and the passing of the authentication test reads the from the flash memory store of the print roll chip 53 and determines the amount of paper left. Next,

5

10

25

30

the value of the output format selection switch 17 is determined by the Artcam processor. Dividing the print length by the corresponding length of the selected output format the Artcam processor determines the number of possible prints and updates the liquid crystal display 15 with the number of prints left. Upon a user changing the output format selection switch 17 the Artcam processor 105 re-calculates the number of output pictures in accordance with that format and again updates the LCD display 15.

The storage of process information in the printer roll table 705 also allows the Artcam device to take advantage of changes in process and print characteristics of the print roll.

In particular, the pulse characteristics applied to each nozzle within the print head can be altered to take into account of changes in the process characteristics. Turning now to Fig. 130, the Artcam Processor can be adapted to run a software program stored in an ancillary memory chip. The software program, a pulse profile characteriser 771 is able to read a number of variables from the printer roll. These variables include the remaining roll media on printer roll 772, the printer media type 773, the ink colour viscosity 774, the ink colour drop volume 775 and the ink colour 776. Each of these variables are read by the pulse characteriser and a corresponding, most suitable pulse profile is determined in accordance with prior trial and experiment. The parameters alters the printer pulse received by each printer nozzle so as to improve the stability of ink output.

It will be evident that the authorization chip includes significant advances in that important and valuable information is stored on the printer chip with the print roll. This information can include process characteristics of the print roll in question in addition to information on the type of print roll and the amount of

10

15

20

25

30

paper left in the print roll. Additionally, the print roll interface chip can provide valuable authentication information and can be constructed in a tamper proof manner. Further, a tamper resistant method of utilising the chip has been provided. The utilisation of the print roll chip also allows a convenient and effective user interface to be provided for an immediate output form of Artcam device able to output multiple photographic formats whilst simultaneously able to provide an indicator of the number of photographs left in the printing device.

Print Head Unit

5

10

25

30

35

Turning now to Fig. 131 , there is illustrated an exploded perspective view, partly in section, of the print head unit 615 of Fig. 120.

The print head unit 615 is based around the printhead 44 which ejects ink drops on demand on to print media 611 so as to form an image. The print media 611 is pinched between two set of rollers comprising a first set 618, 616 and second set 617, 619.

The printhead 44 operates under the control of power, ground and signal lines 810 which provides power and control for the printhead 44 and are bonded by means of Tape Automated Bonding (TAB) to the surface of the print printhead 44..

Importantly, the printhead 44 which can be constructed from a silicon wafer device suitably separated, relies upon a series of anisotropic etches 812 through the wafer having near vertical side walls. The through wafer etches 812 allow for the direct supply of ink to the printhead surface from the back of the wafer for subsequent ejection.

The ink is supplied to the back of the inkjet printhead 44 by means of inkhead supply unit 814. The inkjet printhead 44 has three separate rows along its surface for the supply of separate colours of ink. The inkhead supply unit 814 also includes a lid 815 for the sealing of ink channels.

In Figs. 132 - 135, there is illustrated various perspective views of the inkhead supply unit 814. Each of Figs. 132 - 135 illustrate only a portion of the ink head supply unit which can be constructed of indefinite length, the portions shown so as to provide exemplary details. Fig. 132, there is illustrated a bottom perspective view, 133 illustrates a top perspective view, Fig. illustrates a close up bottom perspective view, partly in section, Fig. 135 illustrates a top side perspective view showing details of the ink channels, and Fig. illustrates a top side perspective view as does Fig. 137.

There is considerable cost advantage in forming inkhead supply unit 814 from injection moulded plastic instead of, say, micromachined silicon. The manufacturing cost of a plastic ink channel will be considerably less in volume and manufacturing is substantially easier. The design illustrated in the accompanying drawings assumes a 1600 dpi three color monolithic print head, of a predetermined length. The provided flow rate calculations are for a 100mm photo printer.

The inkhead supply unit 814 contains all of the required fine details. The lid 815 (Fig. 131) is permanently glued or ultrasonically welded to the inkhead supply unit 814 and provides a seal for the ink channels.

Turning to Fig 132, the cyan, magenta and yellow ink flows in through ink inlets 820-822, the magenta ink flows through the throughholes 824,825 and along the magenta main channels 826,827 (Fig. 133). The cyan ink flows along cyan main channel 830 and the yellow ink flows along the yellow main channel 831. As best seen from Fig. 134, the cyan ink in the cyan main channels then flows into a cyan subchannel 833. The yellow subchannel 834 similarly receiving yellow ink from the yellow main channel 831.

As best seen in Fig. 135, the magenta ink also flows from magenta main channels 826,827 through magenta throughholes 836, 837. Returning again to Fig. 134, the

5

10

15

20

25

30

magenta ink flows out of the throughholes 836, 837. The magenta ink flows along first magenta subchannel e.g. 838 and then along second magenta subchannel e.g. 839 before flowing into a magenta trough 840. The magenta ink then flows through magenta vias e.g. 842 which are aligned with corresponding inkjet head throughholes (e.g. 812 of Fig. 131) wherein they subsequently supply ink to inkjet nozzles for printing out.

Similarly, the cyan ink within the cyan subchannel 833 flows into a cyan pit area 849 which supplies ink two cyan vias 843, 844. Similarly, the yellow subchannel 834 supplies yellow pit area 46 which in turn supplies yellow vias 847, 848.

As seen in Fig. 135, the printhead is designed to be received within printhead slot 850 with the various vias e.g. 851 aligned with corresponding through holes eg. 851 in the printhead wafer.

Returning to Fig. 131, care must be taken to provide adequate ink flow to the entire printhead chip 44, while satisfying the constraints of an injection molding process. The size of the ink through wafer holes 812 at the back of the print head chip is approximately $100\mu m$ x $50\mu m$, and the spacing between through holes carrying different colors of ink is approximately $170\,\mu\text{m}$. While features of this size can readily be moulded in plastic (compact discs have micron sized features), ideally the wall height must not exceed a few times the wall thickness so as to maintain adequate overcomes preferred embodiment The stiffness. problems by using hierarchy of progressively smaller ink channels.

In Fig. 136, there is illustrated a wire frame view of a small portion 870 of the surface of the printhead 44. The surface is divided into 3 series of nozzles comprising the cyan series 871, the magenta series 872 and the yellow series 873. Each series of nozzles is further divided into two rows eg. 875, 876 with the printhead 44 having a series

5

10

15

20

25

30

of bond pads 878 for bonding of power and control signals.

The print head is preferably constructed in accordance with a large number of different forms of ink jet invented for uses including Artcam devices. A full list of the different invented ink jet types is as set out in the associated Australian Provisional Patent Applications as set out appendix A attached hereto, the applications being filed concurrently herewith. In particular, the present embodiment assumes the ink jet as set out in associated Australian Provisional Patent Application entitled "Image Creation Method and Apparatus (IJ30)" has been utilised.

The printhead nozzles include the ink supply channels 880, equivalent to anisotropic etch hole 812 of Fig. 131. The ink flows from the back of the wafer through supply channel 881 and in turn through the filter grill 882 to ink nozzle chambers eg. 883. The operation of the nozzle chamber 883 and printhead 44 (Fig. 1) is, as mentioned previously, described in the abovementioned patent specification.

20 Ink Channel Fluid Flow Analysis

5

10

15

25

30

35

Turning now to an analysis of the ink flow, the main ink channels 826, 827, 830, 831 (Fig.132, Fig. 133) are around 1mm x 1mm, and supply all of the nozzles of one color. The subchannels 833, 834, 838, 839 (Fig. 134) are around 200µm x 100µm and supply about 25 inkjet nozzles each. The print head through holes 843, 844, 847, 848 and wafer through holes eg. 881 (Fig. 136) are 100µm x 50µm and, supply 3 nozzles at each side of the print head through holes. Each nozzle filter 882 has 8 slits, each with an area of 20µm x 2µm and supplies a single nozzle.

An analysis has been conducted of the pressure requirements of an ink jet printer constructed as described. The analysis is for a 1,600 dpi three color process print head for photograph printing. The print width was 100 mm which gives 6,250 nozzles for each color, giving a total of

18,750 nozzles.

5

10

15

25

30

The maximum ink flow rate required in various channels for full black printing is important. It determines the pressure drop along the ink channels, and therefore whether the print head will stay filled by the surface tension forces alone, or, if not, the ink pressure that is required to keep the print head full.

To calculate the pressure drop, a drop volume of 2.5 pl for 1,600 dpi operation was utilized. While the nozzles may be capable of operating at a higher rate, the chosen drop repetition rate is 5 KHz which is suitable to print a 150 mm long photograph in an little under 2 seconds. Thus, the print head, in the extreme case, has a 18,750 nozzles, all printing a maximum of 5,000 drops per second. This ink flow is distributed over the hierarchy of ink channels. Each ink channel effectively supplies a fixed number of nozzles when all nozzles are printing.

The pressure drop $\Delta \rho$ was calculated according to the Darcy-Weisbach formula:

$$\Delta \rho = \frac{\rho U^2 fL}{2D}$$

Where ρ is the density of the ink, U is the average flow velocity, L is the length, D is the hydraulic diameter, and f is a dimensionless friction factor calculated as follows:

$$f = \underbrace{k}_{Re}$$

Where Re is the Reynolds number and k is a dimensionless friction coefficient dependant upon the cross section of the channel calculated as follows:

$$Re = \frac{UD}{v}$$

Where ν is the kinematic viscosity of the ink.

For a rectangular cross section, k can be approximated k by:

$$k = 64$$

$$\frac{2}{3} + \frac{11b}{24a}$$
 $\frac{11b}{24a}$ (2 - b/a)

Where a is the longest side of the rectangular cross section, and b is the shortest side. The hydraulic diameter D for a rectangular cross section is given by:

$$D = \underbrace{2ab}_{a + b}$$

5

10

15

Ink is drawn off the main ink channels at 250 points along the length of the channels. The ink velocity falls linearly from the start of the channel to zero at the end of the channel, so the average flow velocity U is half of the maximum flow velocity. Therefore, the pressure drop along the main ink channels is half of that calculated using the maximum flow velocity

Utilizing these formulas, the pressure drops can be calculated in accordance with the following tables:

Table of Ink Channel Dimensions and Pressure Drops

	Number					Max.ink	
	of				Nozzles	flow at	Pressure
	Items	Length	Width	Depth		5KHz (U)	drop Δρ
Central Molding	1	106mm	6.4mm	1.4mm	18,750	0,23ml/seC	NA
Cyan main channel	1	100mm	1mm	1mm	6,250	0.16μl/μs	111 Pa
(830)							
Magenta main	2	100mm	700µm	700µ	3,125	0.16µl/μs	231 Pa
channel (826)				m			
Yellow main	1	100mm	1mm	1mm	6,250	0.16µl/μs	111 Pa
channel (831)							:
Cyan sub-channel	250	1.5mm	200µm	100μ	25	0.16µl/µs	41.7 Pa
(833)				m			
Magenta sub-	500	200µm	50µm	100μ	12.5	0,031μl/μs	44.5 Pa
channel (834)(a)		:		m			
Magenta sub-	500	400µm	100µm	200μ	12.5	0.031μl/μs	5.6 Pa
channel (838)(b)			·	m			
Yellow sub-	250	1.5mm	200µm	100μ	25	0.016μl/μs	41.7 Pa
channel (834)			·	m			
Cyan pit (842)	250	200µm	100µm	300μ	25	0.010µl/µs	3.2 Pa
		·	·	m		, .	
Magenta through	500	200µm	50µm	200μ	12.5	0.016µl/µs	18.0 Pa
(840)			·	m		•	
Magenta sub- channel (838)(b) Yellow sub- channel (834) Cyan pit (842)	250 250	1.5mm 200μm	200μm 100μm	200μ m 100μ m 300μ m	25 25	0.031µl/µs 0.016µl/µs	41.7 P

Yellow pit (846)	250	200µm	100µm	300μ	25	0.010μl/μs	3.2 Pa
				m			
Cyan via (843)	500	100µm	50µm	100μ	12.5	0.031µl/µs	22.3 Pa
_	ļ			m	·		
Magenta via	500	100µm	50µm	100μ	12.5	0.031µl/µs	22.3 Pa
(842)				m			
Yellow via	500	100µm	50µm	100μ	12.5	0.031µl/µs	22.3 Pa
				m			
Magenta through	500	200µm	500µm	100µ	12.5	0.0031μ1/μ	0.87 Pa
hole (837)				m		s	
Chip slot	1	100mm	730µm	625	18,750	NA	NA
Print head	1500	600µ	100µm	50µm	12.5	0.052µl/µs	133 Pa
through holes							
(881)(in the							
chip substrate)			Ì		3.125	0.049µl/µs	62.8 Pa
Print head	1,000/	50µm	60µm	20µm	3.123	0.049μ1/μs	
channel segments	color					}	
(on chip front) Filter Slits (on	8 per	2µm	2µm	20µm	0.125	0.039µl/µs	251 Pa
entrance to	nozzle	2μπ	Ζμιι	2012			
nozzle chamber				ļ			
(882)							
Nozzle chamber	1 per	70µm	30µm	20µm	1	0.021µl/µs	75.4 Pa
(on chip	nozzle					}	
front) (883)							

The total pressure drop from the ink inlet to the nozzle is therefore approximately 701Pa for cyan and yellow, and 845 Pa for magenta. This is less than 1% of atmospheric pressure. Of course, when the image printed is less than full black, the ink flow (and therefore the pressure drop) is reduced from these values.

Making the Mold for the Inkhead Supply Unit

The ink head supply unit 14 (Fig. 1) has features as small as 50μ and a length of 106mm. It is impractical to machine the injection molding tools in the conventional manner. However, even though the overall shape may be complex, there are no complex curves required. The injection molding tools can be made using conventional

5

milling for the main ink channels and other millimetre scale features, with a lithographically fabricated inset for the fine features. A LIGA process can be used for the inset.

A single injection molding tool could readily have 50 or more cavities. Most of the tool complexity is in the inset.

to Fig. 131, the printing system constructed via molding ink supply unit 814 and lid 815 together and sealing them together as previously described. Subsequently printhead 44 is placed in its corresponding slot 850. Adhesive sealing strips 852, 853 are placed over the magenta main channels so to ensure they are properly The Tape Automated Bonding (TAB) strip 810 is then connected to the inkjet printhead 44 with the tab bonding wires running in the cavity 855. As can best be seen from Fig 136 and 1377, aperture slots are 855 - 862 are provided for the snap in insertion of rollers. The slots provided for the "clipping in" of the rollers with a small degree of play subsequently being provided for simple rotation of the rollers.

In Figs. 138 - 142, there are illustrated various perspective views of the internal portions of a finally assembled Artcam device with devices appropriately numbered.

- Fig. 138 illustrates a top side perspective view of the internal portions of an Artcam camera, showing the parts flattened out;
 - Fig. 139 illustrates a bottom side perspective view of the internal portions of an Artcam camera, showing the parts flattened out;
- Fig. 140 illustrates a first top side perspective view of the internal portions of an Artcam camera, showing the parts as encased in an Artcam;
 - Fig. 141 illustrates a second top side perspective view of the internal portions of an Artcam camera, showing the parts as encased in an Artcam;

5

10

15

20

25

• Fig. 142 illustrates a second top side perspective view of the internal portions of an Artcam camera, showing the parts as encased in an Artcam;

Postcard Print Rolls

Turning now to Fig. 151, in the preferred embodiment, 5 the output printer paper 11 can, on the side that is not to receive the printed image, contain a number of pre-printed "postcard" formatted backing portions 885. The postcard formatted sections 885 can include prepaid postage "stamps" 886 which can comprise a printed authorisation from the 10 relevant postage authority within whose jurisdiction the print roll is to be sold or utilised. By agreement with the relevant jurisdictional postal authority, the print rolls can be made available having different postages. especially convenient where overseas travellers are in a 15 local jurisdiction and wishing to send a number of postcards to their home country. Further, an address format portion 87 is provided for the writing of address dispatch details in the usual form of a postcard. Finally, a message area a personalised is provided for the writing of 20 887 information.

Turning now to Fig. 151 and Fig. 151, the operation of the camera device is such that when a series of images 890-892 is printed on a first surface of the print roll, the corresponding backing surface is that illustrated in Fig. 153. Hence, as each image eg. 890 is printed by the camera, the back of the image has a ready made postcard 885 which can be immediately despatched at the nearest post office box within the jurisdiction. In this way, personalised postcards can be created.

It would be evident that when utilising the postcard system as illustrated in Fig. 151 and Fig. 152 possible the are sizes image predetermined synchronisation between the backing postcard portion 885 and the front image 891 must be maintained. This can be memory portions the of by utilising the achieved

25

30

authentication chip stored within the print roll to store details of the length of each postcard backing format sheet 885. This can be achieved by either having each postcard the same size or by storing each size within the print rolls on-board print chip memory.

The Artcam camera control system can ensure that, when utilising a print roll having pre-formatted postcards, that the printer roll is utilised only to print images such that each image will be on a postcard boundary. Of course, a degree of "play" can be provided by providing boarder regions at the edges of each photograph which can account for slight misalignment.

Turning now to Fig. 153, it will be evident that postcard rolls can be pre-purchased by a camera user when travelling within a particular jurisdiction where they are available. The postcard roll can, on its external surface, have printed information including country of purchase, the amount of postage on each postcard, the format of each postcard (for example being C,H or P or a combination of these image modes), the countries that it is suitable for use with and the postage expiry date after which the postage is no longer guaranteed to be sufficient can also be provided.

Hence, a user of the camera device can produce a postcard for dispatch in the mail by utilising their hand held camera to point at a relevant scene and taking a picture having the image on one surface and the pre-paid postcard details on the other. Subsequently, the postcard can be addressed and a short message written on the postcard before its immediate dispatch in the mail.

It would be appreciated by a person skilled in the art that numerous variations and/or modifications may be made to the present invention as shown in the specific embodiment without departing from the spirit or scope of the invention as broadly described. The present embodiment is, therefore, to be considered in all respects to be illustrative and not

5

10

15

20

25

30

restrictive.

5

10

15

20

25

30

35

Description of preferred and other embodiments

In the preferred embodiment, a digital imaging camera is provided having an onboard language interpreter for the interpreting of language instructions for the manipulation of a scanned image. A system is provided whereby cards having a language script on them are inserted in the camera device and the script is executed so as to manipulate the captured image in a particular way to produce various enhancement effects. The output is then printed by the camera device utilising an internal printer.

Turning to Fig.1, there is illustrated, in schematic form, an example embodiment 1 utilising the aforementioned In this example embodiment, a CCD device 2 is principals. provided for capturing an image and forwarding the image to a camera processor system 3 which includes a CPU 4 interconnection with memory 5 in usual manner. The camera the interpreter includes language 3 а system computer predefined graphics of interpreting adapted for, in particular, digital image processing. Cards 7 containing, in an encoded form, language program text are inserted into a card reader 8 for decoding so as to derive a The CPU 4 decodes the scanned image corresponding program. 8 into corresponding stored program card reader information.

Turning to Fig. 2, the CCD captured image 10 is running on CPU 4, then utilized by a graphics programming language interpreter 11 which also has as an input the decoded program script 12 as stored on the card. The script 12 is interpreted by the interpreter 11 in the usual manner for types of Many interpreted programming languages. interpreter programming languages for images are known, popular printer language "Postscript". including the Preferably, a new unique language is created with the language being hereinafter called "VARK". The VARK script is interpreted by the VARK interpreter "so as to produce a "VARK" output as image 13 for printing out of the final image 13.by a printer device 15 (Fig. 1).

One suitable form of implementation of the system of the preferred embodiment is described in Australian Provisional Patent specification titled "Digital Image Camera With Image Processing Capability", filed currently herewith by the present applicant, the contents of which are hereby incorporated by cross-reference.

It would be appreciated by a person skilled in the art that numerous variations and/or modifications may be made to the present invention as shown in the specific embodiment without departing from the spirit or scope of the invention as broadly described. The present embodiment is, therefore, to be considered in all respects to be illustrative and not restrictive.

5

10

We Claim:

5

- 1. A portable camera with integral printer device, said camera including:
- (a) a digital image capture device for the capturing of digital images;
 - (b) an integral programming language interpreter means connected to said digital image capture means for the manipulation of said digital image;
- (c) a script input means for inputting a program
 script for the manipulation of said digital image;

herein said script is executed by said interpreter means so as to modify said image in accordance with said script so to provide a printout of a modified image on said integral printer.

- 2. A portable camera as claimed in claim 1 wherein said script input means comprises a script stored on a card and a card reader for the reading of said scripts from said card.
- 3. A portable camera as claimed in claim 2 where it said cards have, on one surface, an encoded form of the said script and, on a second surface, have an example of the likely effect of said script on an image.
 - 4. A portable camera claimed in claim 1 where said programming language includes language constructs for the implementation of at least one of image warping, convolution, color lookup tables, posterizing images, adding noises to images, image enhancement, image painting algorithms including brush jittering and tiling, edge detection, image illumination, text and fonts, face detection, and the utilization of arbitrary complexity prerendered graphical objects.

Dated this 15th day of July 1997

35

30

25

Silverbrook Research Pty Ltd


By their Patent Attorneys GRIFFITH HACK


Abstract

A portable camera with integral printer device, said camera including:

- (a) a digital image capture device for the5 capturing of digital images;
 - (b) an integral programming language interpreter means connected to said digital image capture means for the manipulation of said digital image;
- (c) a script input means for inputting a program
 script for the manipulation of said digital image;

herein said script is executed by said interpreter means so as to modify said image in accordance with said script so to provide a printout of a modified image on said integral printer.









Fig. 3



2×2 PIXEL BLOCK FROM CCD

Fig. 4






Fig. 6




Fig. 7




Fig. 8







Fig. 9







A 3×3 BOX VIEW TRAVERSES THE PIXELS IN ORDER: 0,1.2,3,4,5,6,7,8 ETC, PLACING A 3×3 BOX CENTERED OVER EACH PIXEL...




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 25




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22





Fig. 23



Fig. 24






Fig. 26






Fig. 27








Fig. 30




Fig. 32





Fig. 33






Fig. 35





Fig. 36_{\circ}






Fig. 38






Fig. 40








Fig. 42




Fig. 44




Fig. 43




Fig. 46




Fig. 45





Fig. 47






Fig. 49




Fig. 50






Fig. 51








Fig. 53




Fig. 54




Fig. 55




Fig. 56




Fig. 57









Fig. 58














Fig. 65




Fig. 66




Fig. 67





Fig. 68










Fig. 69







Fig. 70

-	B	-	B	-	\mathcal{B}
	-		-		-
					ĺ
-	B	-	\mathcal{B}	-	13

-	LINEAR INTERPOLATED PIXELS
	BI-LINEAR INTERPOLATED PIXELS
	ACTUAL PIXELS (NOT INTERPOLATED)

Fig. 71






Fig. 72




Fig. 73




Fig. 74




Fig. 75




Fig. 76




Fig. 77




Fig. 78




Fig. 79




Fig. 80

í




Fig. 81




Fig. 82




Fig. 83




Fig. 84




Fig. 85




Fig. 86




Fig. 87




Fig. 88




Fig. 89







Fig. 90











Fig. 94






Fig. 96








Fig. 97












Fig. 102




Fig. 103




Fig. 104




Fig. 105




Fig. 106




Fig. 107




Fig. 108




Fig. 109




Fig. 110




Fig. 111




Fig. 112




Fig. 113









Fig. 114

















FIG. 121




FIG. 122




FIG. 123




FIG. 124






FIG. 125


(From Camera Processor)



Bits
16
32
48
16
24
8
16
8
8
8
8
8
8
24
24 .
24
16
128
512
88
1024

728





		7730
		\mathcal{F}
Data Type	Bits	
Manufacturer code	16	
Batch number	32	
Serial number	32	
Manufacturing date	16	
Print engine type	8	
Print resolution	16	
Print counter	16	713
Authentication test key (random)	128	7715
Print roll Authentication key	128	
Bit pattern	512	
Spare for camera use	120	
Total	1024	

Fig. 129





FIG.130






Fig. 132

Fig. 133









Fig. 134























Fig. 143




Fig. 144




Fig. 145





Fig. 146



Note: The control bits as input to MIN, MAX, +, ABS, and TST are common, taking 5 bits in total.

Fig. 147




Fig. 148




Fig. 149






Fig. 150





Appendix A - Related Australian Provisional Patent Applications

The present provisional is one of a series of interrelated Australian Provisional Patent Applications filed concurrently by the present Applicant and which together relate to a new image processing system which presents a large number of significant advances in a number of technological fields. These fields include, but are not limited to those set out in the following table:

- Camera technologies
- Display technologies
- Image processing
- Ink Jet printing technology
- Semiconductor fabrication technology
- Micro Electro Mechanical Systems (MEMS)
- VLSI and ULSI fabrication including Thin Field Techology
- Magnetics
- Fluid dynamics
- Precision engineering
- Plastics molding
- Materials science
- Digital systems architecture
- Fluid Dynamics
- Precision Engineering
- Non-impact printing technologies
- Mechanical and stress analysis
- Ink Chemistry
- Electronics
- Electrostatics

Naturally with such a large number of significant advances, it is necessary to read this Application with its associated Australian Provisional Patent Applications to gain a thorough understanding of the operation of these technologies. The following tables set out a full list of the associated Australian Provisional Patent Applications filed concurrently herewith by the present applicant which should be referred to in obtaining a full understanding of the operation of the present invention:

Ink Jet Printing

A large number of new forms of ink jet printers have been developed to facilitate alternative ink jet technologies for the image processing system. Australian Provisional Patent Applications relating to these ink jets include:

Image Creation Method and Apparatus (IJ01)

Image Creation Method and Apparatus (IJ02)

Image Creation Method and Apparatus (IJ03)

Image Creation Method and Apparatus (IJ04)

Image Creation Method and Apparatus (IJ05)

Image Creation Method and Apparatus (IJ06)

Image Creation Method and Apparatus (IJ07)

Image Creation Method and Apparatus (IJ08)

Image Creation Method and Apparatus (IJ09)

Image Creation Method and Apparatus (IJ10)

Image Creation Method and Apparatus (IJ11)

Image Creation Method and Apparatus (IJ12)

Image Creation Method and Apparatus (IJ13)

Image Creation Method and Apparatus (IJ14)

Image Creation Method and Apparatus (IJ15) Image Creation Method and Apparatus (IJ16) Image Creation Method and Apparatus (IJ17) Image Creation Method and Apparatus (IJ18) Image Creation Method and Apparatus (IJ19) Image Creation Method and Apparatus (IJ20) Image Creation Method and Apparatus (IJ21) Image Creation Method and Apparatus (IJ22) Image Creation Method and Apparatus (IJ23) Image Creation Method and Apparatus (IJ24) Image Creation Method and Apparatus (IJ25) Image Creation Method and Apparatus (IJ26) Image Creation Method and Apparatus (IJ27) Image Creation Method and Apparatus (IJ28) Image Creation Method and Apparatus (IJ29) Image Creation Method and Apparatus (IJ30) Supply Method and Apparatus (F1) Supply Method and Apparatus (F2)

Ink Jet Manufacturing

Significant developments have occurred in the field of ink jet print head construction. These advances are included in the following Australian Provisional Patent Applications.

A Method of Manufacture of an Image Creation Apparatus (IJM01) A Method of Manufacture of an Image Creation Apparatus (IJM02) A Method of Manufacture of an Image Creation Apparatus (IJM03) A Method of Manufacture of an Image Creation Apparatus (IJM04) A Method of Manufacture of an Image Creation Apparatus (IJM05) A Method of Manufacture of an Image Creation Apparatus (IJM06) A Method of Manufacture of an Image Creation Apparatus (IJM07) A Method of Manufacture of an Image Creation Apparatus (IJM08) A Method of Manufacture of an Image Creation Apparatus (IJM09) A Method of Manufacture of an Image Creation Apparatus (IJM10) A Method of Manufacture of an Image Creation Apparatus (IJM11) A Method of Manufacture of an Image Creation Apparatus (IJM12) A Method of Manufacture of an Image Creation Apparatus (IJM13) A Method of Manufacture of an Image Creation Apparatus (IJM14) A Method of Manufacture of an Image Creation Apparatus (IJM15) A Method of Manufacture of an Image Creation Apparatus (IJM16) A Method of Manufacture of an Image Creation Apparatus (IJM17) A Method of Manufacture of an Image Creation Apparatus (IJM18) A Method of Manufacture of an Image Creation Apparatus (IJM19) A Method of Manufacture of an Image Creation Apparatus (IJM20) A Method of Manufacture of an Image Creation Apparatus (IJM21) A Method of Manufacture of an Image Creation Apparatus (IJM22) A Method of Manufacture of an Image Creation Apparatus (IJM23) A Method of Manufacture of an Image Creation Apparatus (IJM24) A Method of Manufacture of an Image Creation Apparatus (IJM25) A Method of Manufacture of an Image Creation Apparatus (IJM26)

A Method of Manufacture of an Image Creation Apparatus (IJM27) A Method of Manufacture of an Image Creation Apparatus (IJM28) A Method of Manufacture of an Image Creation Apparatus (IJM29) A Method of Manufacture of an Image Creation Apparatus (IJM30)

MEMS Technology

The following application relate to Micro Electro-Mechanical Systems technologies:

A device (MEMS01)

A device (MEMS02)

A device (MEMS03)

A device (MEMS04)

A device (MEMS05)

A device (MEMS06)

A device (MEMS07)

A device (MEMS08)

A device (MEMS09)

A device (MEMS10)

Artcam Technologies

The following Australian Provisional Patent Applications relate to the a new field of image processing technology known as Artcam.

Image Processing Method and Apparatus (ART01)

Image Processing Method and Apparatus (ART02)

Image Processing Method and Apparatus (ART03)

Image Processing Method and Apparatus (ART05)

Image Processing Method and Apparatus (ART06)

Media Device (ART07)

Image Processing Method and Apparatus (ART08)

Image Processing Method and Apparatus (ART09)

Image Processing Method and Apparatus (ART10)

Image Processing Method and Apparatus (ART11)

Image Processing Method and Apparatus (ART12)

Media Device (ART13)

Image Processing Method and Apparatus (ART12)

Media Device (ART15)

Media Device (ART16)

Media Device (ART17)

Media Device (ART18)

Data Processing Method and Apparatus (ART19)

Data Processing Method and Apparatus (ART20)

Media Processing Method and Apparatus (ART21)

Image Processing Method and Apparatus (ART22)

Image Processing Method and Apparatus (ART23)

Image Processing Method and Apparatus (ART24)

Image Processing Method and Apparatus (ART25)

Image Processing Method and Apparatus (ART26)

Image Processing Method and Apparatus (ART27)

Data Processing Method and Apparatus (ART29)

Data Processing Method and Apparatus (ART32)

Image Processing Method and Apparatus (ART33)

Sensor Creation Method and Apparatus (ART36)

Data Processing Method and Apparatus (ART37)

Data Processing Method and Apparatus (ART38)

Data Processing Method and Apparatus (ART39)

Data Processing Method and Apparatus (ART40) **Data Processing Method and Apparatus (ART43)**

Data Processing Method and Apparatus (ART44)

Data Processing Method and Apparatus (ART45)

Data Processing Method and Apparatus (ART46)

Data Processing Method and Apparatus (ART50)
Data Processing Method and Apparatus (ART51)
Data Processing Method and Apparatus (ART52)
Image Processing Method and Apparatus (ART53)
Image Processing Method and Apparatus (ART54)
Image Processing Method and Apparatus (ART56)

THIS PAGE BLANK (USPTO)